

N-Channel Enhancement Mode Power MOSFET

Description

The GT55N06D5 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It can be used in a wide variety of applications.

General Features


- V_{DS} 60V
- I_D (at $V_{GS} = 10V$) 45A
- $R_{DS(ON)}$ (at $V_{GS} = 10V$) < 9m Ω
- $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) < 13m Ω
- 100% Avalanche Tested
- RoHS Compliant

Application


- Power switch
- DC/DC converters



Schematic diagram



pin assignment



DFN5X6-8L

Ordering Information

Device	Package	Marking	Packaging
GT55N06D5	DFN5*6-8L	GT55N06	5000pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	60	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	45	A
	$T_C = 100^\circ\text{C}$	28	
Pulsed Drain Current (note1)	I_{DM}	180	A
Gate-Source Voltage	V_{GS}	± 20	V
Power Dissipation	P_D	52	W
Single pulse avalanche energy (note2)	E_{AS}	56	mJ
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	$^\circ\text{C}$

Thermal Resistance

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	R_{thJA}	50	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Case	R_{thJC}	2.4	$^\circ\text{C/W}$

Specifications T _J = 25°C, unless otherwise noted						
Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	60	--	--	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 60V, V _{GS} = 0V	--	--	1	μA
Gate-Source Leakage	I _{GSS}	V _{GS} = ±20V	--	--	±100	nA
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.0	1.7	2.4	V
Drain-Source On-Resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 14A	--	8	9	mΩ
		V _{GS} = 4.5V, I _D = 10A	--	11	13	
Forward Transconductance	g _{FS}	V _{DS} = 5V,I _D = 14A	--	30	--	S
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 30V, f = 1.0MHz	--	1050	--	pF
Output Capacitance	C _{oss}		--	300	--	
Reverse Transfer Capacitance	C _{rss}		--	25	--	
Total Gate Charge	Q _g	V _{DD} = 30V, I _D = 20A, V _{GS} = 10V	--	22	--	nC
Gate-Source Charge	Q _{gs}		--	3	--	
Gate-Drain Charge	Q _{gd}		--	5	--	
Turn-on Delay Time	t _{d(on)}	V _{DD} = 30V, I _D = 20A, R _G = 3Ω	--	9	--	ns
Turn-on Rise Time	t _r		--	4	--	
Turn-off Delay Time	t _{d(off)}		--	29	--	
Turn-off Fall Time	t _f		--	4	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I _S	T _C = 25°C	--	--	45	A
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} = 14A, V _{GS} = 0V	--	--	1.2	V
Reverse Recovery Charge	Q _{rr}	I _F =20A, V _{GS} = 0V di/dt=500A/us	--	65	--	nC
Reverse Recovery Time	T _{rr}		--	19	--	ns

Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature

2. EAS condition : $T_J = 25^{\circ}\text{C}$, $V_{DD} = 50V, V_{GS} = 10V, L = 0.5mH, R_g = 25\Omega$


The table shows the minimum avalanche energy, which is 156mJ when the device is tested until failure

3. Identical low side and high side switch with identical R_G

Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area




Figure 9. Maximum Continuous Drain Current vs Case Temperature





Figure 10. Normalized Maximum Transient Thermal Impedance



DFN5X6-8L Package information

