

10MHz, RRIO, CMOS Operational Amplifier for Cost-Sensitive Systems

General Description

ET85602 is a dual low-voltage (1.8 V to 5.5 V) operational amplifier (op amp) with rail-to-rail input- and output-swing capabilities. The device is highly cost-effective solutions for applications where low-voltage operation, a small footprint, and high capacitive load drive are required. Although the capacitive load drive of the ET85602 is 100 pF, the resistive open-loop output impedance makes stabilizing with higher capacitive loads simpler. The op amp is designed specifically for low-voltage operation (1.8 V to 5.5 V).

ET85602 is specified for the extended industrial/automotive temperature range (-40°C to +125°C). It is available in TSOT23-8 / SOP8 / MSOP8 packages.

Features

- Rail-to-rail input and output
- Low input offset voltage: ±0.3 mV
- Unity-gain bandwidth: 10 MHz
- Low broadband noise: 10 nV/√Hz
- Low input bias current: ±1 pA
- Low quiescent current: 550 μA
- Unity-gain stable
- Internal RFI and EMI filter
- Operational supply voltage range 1.8 V to 5.5V
- Easier to stabilize with higher capacitive load due to resistive open-loop output impedance
- Extended temperature range: -40°C to 125°C


Applications

- Temperature sensors
- Smoke detectors
- Wearable devices
- Laptop computers
- Sensor signal conditioning
- Power modules
- Active filters
- Low-side current sensing

Device information

Part No.	Package	Tape / Reel
ET85602M	SOP8	Tape and Reel 4K
ET85602U	MSOP8	Tape and Reel 4K
ET85602E	TSOT23-8	Tape and Reel 3K

Pin Configuration



Pin Function

Pin Number ET85602M/U/E	Symbol	Descriptions
1,7	OUT	Output
4	V-	Negative supply
3,5	+IN	Non-inverting input
2,6	-IN	Inverting input
8	V+	Positive supply

Functional Description

Operating Voltage

ET85602 operates from 1.8 V to 5.5 V, is unity-gain stable, and is designed for a wide range of general-purpose applications.

Rail-to-Rail Input

The input common-mode voltage range extends 100 mV beyond the supply rails for the full supply voltage range of 1.8 V to 5.5 V. This performance is achieved with a complementary input stage.

Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the ET85602 delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k Ω , the output swings to within 15 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are only stress ratings, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Parameter	Rating	Unit	
Supply Voltage(V+) - (V-)	0~6	V	
Common-mode Input Voltage ⁽¹⁾	(V-)-0.5V to (V+)+0.5	V	
Differential Input Voltage ⁽¹⁾	(V+) - (V-)+0.2	V	
Signal input pins Current ⁽¹⁾	-10~10	mA	
Output short-circuit ⁽²⁾	Continuous	mA	
ESD (Human Body Model)	±2500	V	
Storage Temperature Range	-65 to +150	°C	
Max Junction Temperature Range	+150	°C	

Note1:Input pins are diode-clamped to the power-supply rails. Current limit input signals that can swing more than 0.5 V beyond the supply rails to 10 mA or less.

Note2: Short-circuit to ground, one amplifier per package.

Thermal Characteristics

Symbol	Package	Ratings	Value	Unit
Rеja	SOP8	Thermal Characteristics, Thermal Resistance, Junction-to-Air	160	°C/W
	MSOP8		200	°C/W
	TSOT23-8		185	°C/W

Recommended Operating Conditions

Parameter	MIN	MAX	Unit
Supply Voltage (Vs)	1.8	5.5	V
Operating Temperature Range (T _A)	-40	125	°C

ET85602

Electrical Characteristics

 V_S = (V+) – (V-) = 1.8 V to 5.5 V (±0.9 V to ±2.75 V), T_A = 25°C, R_L = 10 k Ω connected to $V_S/2$, and V_{CM} = V_{OUT} = $V_S/2$ (unless otherwise noted)

Symbol	Parameter Conditions Min		Тур	Max	Unit		
OFFSET VOLTAGE							
\ /	lancet offerst voltage	Vs = 5 V		±0.3	±1.6	m\/	
Vos	Input offset voltage	V _S = 5 V, T _A = -40°C to 125°C			±2	mV	
dVos/dT	Vos vs temperature	V _S = 5 V, T _A = -40°C to 125°C		±0.53		μV/°C	
PSRR	Power-supply rejection ratio	V _S = 1.8 to 5.5 V, V _{CM} = (V-)		±7	±80	μV/V	
INPUT	VOLTAGE RANGE						
V _{СМ}	Common-mode voltage range	VS = 1.8 V to 5.5 V	(V-)-0.1		(V+)+0.1	V	
		V _S = 5.5 V,					
		$(V-) - 0.1 V < V_{CM} < (V+) - 1.4 V,$		103			
		$T_A = -40^{\circ}C$ to 125°C					
		Vs = 5.5 V,					
	Common-mode rejection ratio	VCM = -0.1 V to 5.6 V,		87		- dB	
CMRR		T _A = -40°C to 125°C					
CIVILLY		Vs = 1.8 V,					
		(V-) - 0.1 V < VCM < (V+) - 1.4 V,		88			
		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$					
		$V_{S} = 1.8 V,$					
		VCM = -0.1 V to 1.9 V,		81			
		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$					
INPUT I	BIAS CURRENT						
I _B	Input bias current	V _S = 5 V		±1		pА	
los	Input offset current			±1		pА	
NOISE							
En	Input voltage noise (peak to peak)	f = 0.1 Hz to 10 Hz, Vs = 5 V		4.77		μV _{PP}	
	Input voltage	f = 1 kHz, Vs = 5 V		16		!	
en	noise density	f = 10 kHz, Vs = 5 V		10		nV/√Hz	
	Input current					co. / !: :	
İn	noise density ⁽³⁾	$f = 1 \text{ kHz}, V_S = 5 \text{ V}$	23			fA/√Hz	
INPUT CAPACITANCE							
C _{ID}	Differential ⁽³⁾			2		pF	
C _{IC}	Common-mode ⁽³⁾			4		pF	

ET85602

Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
OPEN-LOOP GAIN							
		$V_{S} = 1.8 \text{ V}, R_{L} = 10 \text{ k}\Omega$		100			
		$(V-) + 0.04 V < V_0 < (V+) - 0.04 V$		100			
		$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$	101	400			
Λ	Open-loop	$(V-) + 0.05 V < V_0 < (V+) - 0.05 V$	104	130		٩D	
Aol	voltage gain	$V_S = 1.8 \text{ V}, R_L = 2 \text{ k}\Omega$		100	dB	uБ	
		$(V-) + 0.06 V < V_0 < (V+) - 0.06 V$		100			
		$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$		130			
		$(V-) + 0.15 V < V_0 < (V+) - 0.15 V$		130			
FREQU	ENCY RESPONSE						
GBW	Gain-bandwidth	V _S = 5 V, G =+1		10		MHz	
ODVV	product	VS - 3 V, G - 1		10		IVII IZ	
ϕ_{m}	Phase margin	Vs = 5 V, G =+1		55		0	
SR	Slew rate	Vs = 5 V, G =+1		6		V/µs	
		To 0.1%, Vs = 5 V, 2V step,		0.5		- µs	
ts	Settling time ⁽³⁾	G = +1, C _L = 100 pF					
15	Setting time.	To 0.01%, V _S = 5 V, 2V step,					
		G = +1, C _L = 100 pF		'			
tor	Overload	V _S = 5 V, V _{IN} × gain > V _S		0.2		μs	
LOK	recovery time	vs ov, viiv i gain i vs		0.2		μο	
THD+N	Total harmonic	$V_S = 5.5 \text{ V}, V_{CM} = 2.5 \text{ V},$		0.0008		%	
1110.11	distortion + noise	$V_0 = 1 V_{RMS}, G = +1, f = 1 \text{ kHz},$		0.0000		70	
OUTPU	T						
Vo	Voltage output swing	$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$			20	mV	
	from supply rails	$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$			60	111 V	
Isc	Short-circuit current	V _S = 5 V		±50		mA	
Zo	Open-loop	V _S = 5 V, <i>f</i> = 10MHz		100		Ω	
	output impedance ⁽³⁾	V3 0 V, J 10W112		100		32	
POWER	RSUPPLY						
Vs	Specified		1.8 (±0.9)		5.5 (±2.75)	V	
VS	voltage range		1.0 (20.0)		0.0 (12.70)	•	
	Quiescent current	$I_0 = 0 \text{ mA}, V_S = 5.5 \text{ V}$		550	550 750		
ΙQ	per amplifier	$I_0 = 0 \text{ mA}, V_S = 5.5 \text{ V},$			800	μA	
	Po. apiiioi	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$					

Note3:Guaranteed by design.

ET85602

Application Notes

Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:


Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.

To reduce parasitic coupling, run the input traces as far away from the supply lines and digital signal as possible.Low-ESR, $0.1~\mu F$ ceramic bypass capacitors must be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single supply applications.


Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

Package Dimension


SOP8



MSOP8



TSOT23-8



Revision History and Checking Table

Version	Date	RevisionItem	Modifier	Function & Spec	Package & Tape
Version	Date	Nevisionitem	Woulder	Checking	Checking
0.0	2023-04-21	Preliminary Version	Huyt	Wanggp	Liujy
1.0	2023-08-31	Original Version	Huyt	Chenh	Liujy
1.1	2023-9-27	Naming updates	Shibo	Wanggp	Liujy
1.2	2023-10-19	Add TSOT23-8	Shibo	Wanggp	Liujy