

JSL24Gxx8WA-SU: 4Gb (x32), 2Gb 2stack LPDDR2 SDRAM



KEY FEATURE

- 4Gb (2Gb 2stack)
- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS / DQS#), these are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK / CK#)
- Differential data strobes (DQS / DQS#)
- Commands & addresses entered on both positive and negative CK edges; data and data mask referenced to both edges of DQS
- 8 internal banks for concurrent operation
- · Data mask (DM) for write data
- Burst Length: 4 (default), 8 or 16
- Burst Type: Sequential or Interleave
- Read & Write latency: Refer to Table 51 LPDDR2 AC Timing Table
- · Auto Precharge option for each burst access
- Configurable Drive Strength
- Auto Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Deep Power Down Mode
- HSUL 12 compatible inputs
- VDD1/VDD2/VDDQ
 - : 1.8V/1.2V/1.2V/1.2V
- No DLL: CK to DQS is not synchronized
- Edge aligned data output, center aligned data input
- Operating Temperature: -25 to 85°C (Commercial)

-40 to 85°C (Industrial)

85 to 105°C (Extended)

• Auto refresh duty cycle: 3.9us


Speed Grade	Clock Rate [MHz]	Data Rate (Mb/s/pin)	RL	WL
-25A	533	1066	8	4
-25	400	800	6	3

[ORDERING INFORMATION]

PNM	Density	Interface	PKG	Option	Speed	Grade
JSL24G328WABQ-D25-SU	4)			1CS,2ZQ	400MHz	Industrial
JSL24G328WABQ-D25A-SU	4Gb (2Gb	x32	10*11 F* 1 OT		533MHz	Industrial
JSL24G328WABQ-D25M-SU			10*11.5* 1.0T		400MHz	AT
JSL24G328WABQ-D25AM-SU	2stack)				533MHz	AT




1. Functional Block Diagrams




[2Gb/4Gb Blcok Diagram]





[4Gb (2Gb 2stack,1CS 2ZQ)Block Diagram]



[4Gb (2Gb 2stack, 2CS) Blcok Diagram]



2. Ball Descriptions

2.1 Pad Definition and Description

CK, CK# Input Clock: CK and CK# are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, CS# and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and CK#. The positive Clock edge is defined by the crosspoint of a falling CK and a falling CK#. The negative Clock edge is defined by the crosspoint of a falling CK and a rising CK#. CKE Input Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. CS# Input Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. CA0 - CA9 Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 (X32) DQS0 - I/O Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read)	2.1 Pad De	Туре	Description
sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, CS# and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and CK#. The positive Clock edge is defined by the crosspoint of a rising CK and a falling CK#. The negative Clock edge is defined by the crosspoint of a falling CK and a failing CK#. CKE Input Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and herefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. CA0 - CA9 Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 I/O Data Inputs/Outputs: Bi-directional data bus (x32) DQ50 - DQ31 I/O Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data. DQS is edge-aligned to read data and centered with write data. Por x32 DQS0 and DQS# correspond to the data on DQ0 - DQ7, DQS1 and DQS# to the data on DQ3 - DQ7, DQS1 and DQS# to the data on DQ3 - DQ7, DQS1 and DQS# to the data on DQ3 - DQ7, DQS1 and DQS# to the data on DQ3 - DQ7, DQS1 and DQS# to the data on DQ3 - DQ7, DQS1 and DQS# to the data on DQ3 - DQ7, DQS1 and DQS# to the data on DQ4 - DQ31. Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input data mask signal for write data. Input data is masked when DM is sampled HIGM input mask signal for write data. Input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ4-15. For x32 devices, DM1 is the input data mask signal for the dat			•
Clock is defined as the differential pair, CK and CK#. The positive Clock edge is defined by the crosspoint of a rising CK and a falling CK#. The negative Clock edge is defined by the crosspoint of a falling CK and a rising CK#. CKE Input Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. CS# Input CAD - CA9 Input DDR Command/Address inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. DDR Command/Address inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DOO - DQ31 I/O Data Inputs/Outputs: Bi-directional data bus (x32) Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DOS and DQS#). It is output with read data and input with write data. For x32 DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS3# to the data on DQ3 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ3, DQS3 and DQS3# to the data on DQ24 - DQ31. Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ3-15. For x32 devices, DM1 is the input data mask signal for the data on DQ3-15. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ4-31. VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply VDD2 Supply Input Receiver Power Supply for Data input/output buffers. Reference Voltage for CA Command and Control Input Receiver: Reference voltage for B	UN, UN#	Input	sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, CS#
the crosspoint of a rising CK and a falling CK#. The negative Clock edge is defined by the crosspoint of a falling CK and a rising CK#. CKE Input Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. CA0 - CA9 Input DR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 I/O Data Inputs/Outputs: Bi-directional data bus (x32) DQ50 - DQ31 I/O Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DOS and DOS#). It is output with read data and input with write data. For x32 DQ50 and DQ50# correspond to the data on DQ0 - DQ7, DQ51 and DQ51# to the data on DQ8 - DQ15, DQ52# to the data on DQ16 - DQ23, DQ53 and DQ52# to the data on DQ16 - DQ23, DQ53 and DQ52# to the data on DQ24 - DQ51. Input Input Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQ5. Although DM is for input only, the DM loading shall match the DQ and DQ5 (or DQ5#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ4-31. VDD0 Supply Core Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Re			
CKE Input Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. CAO - CA9 Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. CAO - CA9 Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 (x32) DQ31 (x32) DQ31 (x32) DA34 (x32) DA35 (x32) DA36 (x32) DA37 (x32) DA37 (x32) DA38 (x32) DA39 (x32)			
CKE Input Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. CA0 - CA9 Input Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. Input DR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 (x32) DQ50 - DQ51 (x32) DQ50 - DQ41 (x32) DQ50 - DQ51 (x32) DQ50 - DQ51 (x32) DQ50 - DQ51 (x32) DQ50 - DQ51 (x32) DM0 - DM3 (x32)			
therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. CA0 - CA9 Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 I/O Data Inputs/Outputs: Bi-directional data bus DQS04 DQS04 DQS04 For x32 DQS0 and DQS0# (DGS and DQS#). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x32 DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS1# to the data on DQ3 - DQ31. DM0 - DM3 (x32) Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data mask signal for the data on DQ0-7. For x32 devices, DM2 is the input data mask signal for the data on DQ0-7. For x32 devices, DM2 is the input data mask signal for the data on DQ0-15. For x32 devices, DM2 is the input data mask signal for the data on DQ0-15. Core Power Supply: Core power supply DDD0 Supply VDD0 Supply VDD0 Supply VPD0 Supply VPD0 Supply IO Power Supply: Power supply for Data input/output buffers. VREF(DQ) Supply VSSCA Supply OCHE CS# is at the positive Clock edge. CKE is ampled at the positive Clock edge. CKE is ampled at the positive Clock edge. CKE is ampled at the positive Clock	CKE	Innut	
CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge. CS# Input Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. CA0 - CA9 Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 I/O Data Inputs/Outputs: Bi-directional data bus DQS0 - DQS0 - DQS1 Address (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS and DQS#). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x32 DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS1# to the data on DQ8 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ3, DQS3 and DQS3# to the data on DQ26 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ3, DQS3 and DQS3# to the data on DQ24 - DQ31. Input Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled on both edges of DQS, Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ2-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ2-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ16-23 and DM3 is the in	CNE	при	therefore device input buffers and output drivers. Power savings modes are entered and
code descriptions. CKE is sampled at the positive Clock edge. CS# Input Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. CA0 - CA9 Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 (x32) DQS0 - DG31 (x32) DQS0 - DG31 (x32) DQS0 - DG31 (x32) DA32 (x32) DA33 (x32) DA34 (x32) DA35 (x32) DA35 (x32) DM0 - DM3 (x32) DM0 (
CKE is sampled at the positive Clock edge. Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. CA0 - CA9 Input DAR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DAI Input DAI I/O Data Inputs/Outputs: Bi-directional data bus DAI Input Signature (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS and DQS#). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x32 DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS3# to the data on DQ8 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ23, DQS3 and DQS3# to the data on DQ24 - DQ31. Input Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ2-7. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ2-7. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ2-7. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ2-7. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ2-7. For Power Supply 1: Core power supply Core Po			·
CS# Input Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge. CA0 - CA9 Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31 I/O Data Inputs/Outputs: Bi-directional data bus DQS0 - DQS0 - DQ3 I/O Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS and DQS#). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x32 DQS0 and DQS0# corespond to the data on DQ DQ7, DQS1 and DQS1# to the data on DQQ DQ7, DQS1 and DQS1# to the data on DQQS pod DQS2# to the data on DQ16 - DQ23, DQS3 and DQS3# to the data on DQ24 - DQ31. Input Input Input Data Mask: For LPDDP2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VBCF(CA) Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for cand CAC input Beceiver: Reference voltage for CAC Ground Supply USSCA Supply I/O Ground			
for command code descriptions. CS# is sampled at the positive Clock edge. DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. Data Inputs/Outputs: Bi-directional data bus Data Inputs/Outputs: Bi-directional data bus Data Inputs/Outputs: Bi-directional (DQS and DQS#). It is output with read data and write data. DQS is edge-aligned to read data and centered with write data. DQS0# - DQS3# (x32) DMO - DM3 (x32) DMO - DM3 (x32) Input Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS(or DQS#). DMO is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ1-3. For x32 devices, DM2 is the input data mask signal for the data on DQ1-3. For x32 devices, DM2 is the input data mask signal for the data on DQ1-3. For x32 devices, DM2 is the input data mask signal for the data on DQ1-3. For x32 devices, DM2 is the input data mask signal for the data on DQ1-3. Core Power Supply 1: Core power supply VDD1 Supply Core Power Supply 1: Core power supply Log Power Supply 1: Core power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDD0 Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, CM, CK# input buffers. VREF(DQ) Supply Ground for Input Receivers VSSCA Supply I/O Ground	CS#	Input	
CS# is sampled at the positive Clock edge. DAR - CA9 Input DR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions. DAR - CA9 I/O Data Inputs/Outputs: Bi-directional data bus DAR - CA9 I/O Data Inputs/Outputs: Bi-directional data bus DAR - CA9 I/O Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DAS and DAS#). It is output with read data and input with write data. DAS is edge-aligned to read data and centered with write data. For x32 DAS and DAS# correspond to the data on DAS - DAS, DAS3 and DAS# to the data on DAS - DAS, DAS2 and DAS2# to the data on DAS - DAS, DAS3 and DAS3# to the data on DAS - DAS, DAS2 and DAS3# to the data on DAS4 - DAS1. Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DAS. Although DM is for input only, the DM loading shall match the DA and DAS (or DAS#). DMO is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data mask signal for the data on DAS-15. For x32 devices, DM2 is the input data on DAS-15. For x32 devices, DM2 is the input data mask signal fo			•
Input DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions.			· ·
CA is considered part of the command code. See Command Truth Table for command code descriptions. DQ0 - DQ31	CA0 - CA9	Input	
DQ0 - DQ31 I/O Data Inputs/Outputs: Bi-directional data bus		'	
DASO - DOSO - DO			descriptions.
DQS0 - DQS3, DQS0# - DQS0# - DQS0# - DQS0# - DQS3# - DQS0 + DQS0# - DQ		I/O	Data Inputs/Outputs: Bi-directional data bus
DQS3, DQS0# - DQS0# - DQS is edge-aligned to read data and centered with write data. DQS is edge-aligned to read data and centered with write data. For x32 DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS1# to the data on DQ8 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ23, DQS3 and DQS3# to the data on DQ24 - DQ31. DM0 - DM3 (x32) Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply VDD2 Supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Ground Supply Ground For Input Receiver: Reference voltage for all Data input buffers VSSCA Supply Ground Foround		I/O	Data Strobes (Bi-directional, Differential): The data strobe is bi-directional (used for read
DQS3# (x32) For x32 DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS1# to the data on DQ8 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ23, DQS3 and DQS3# to the data on DQ24 - DQ31. DM0 - DM3 (x32) Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply VDD2 Supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSSCA Supply I/O Ground	DQS3,		and write data) and differential (DQS and DQS#). It is output with read data and input with
DQS1# to the data on DQ8 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ23, DQS3 and DQS3# to the data on DQ24 - DQ31. DM0 - DM3 (x32) Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply VDD2 Supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) VSSCA Supply Ground Ground DQ3-15. For x32 devices, DM1 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VCOP Power Supply 1: Core power supply LOP Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) VSSCA Supply Ground VSSCA Supply I/O Ground	DQS0# -		write data. DQS is edge-aligned to read data and centered with write data.
and DQS3# to the data on DQ24 - DQ31. DM0 - DM3 (x32) Input In	DQS3#		For x32 DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and
Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1	(x32)		DQS1# to the data on DQ8 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ23, DQS3
input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply VDD2 Supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSSCA Supply Ground VSSCA Supply I/O Ground			
coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply VDDQ Supply VPDP Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply I/O Ground			
DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply VDD2 Supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground	(x32)	Input	
DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply I/O Ground			
DM0 is the input data mask signal for the data on DQ0-7. For x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply I/O Ground			
For x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply I/O Ground			,
For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply I/O Ground			
the input data mask signal for the data on DQ24-31. VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground			
VDD1 Supply Core Power Supply 1: Core power supply Core Power Supply 2: Core power supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply I/O Ground			
VDD2 Supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply I/O Ground	VDD1	Supply	
VDDQ Supply Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply Ground I/O Ground	VDD1	Supply	
buffers. VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground	VDD2	Supply	Input Receiver Power Supply: Power supply for CAN-9 CKE CS# CK and CK# input
VDDQ Supply I/O Power Supply: Power supply for Data input/output buffers. VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground	VDDZ	Supply	
VREF(CA) Supply Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground	VDDO	Supply	
all CA0-9, CKE, CS#, CK, and CK# input buffers. VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground			Reference Voltage for CA Command and Control Input Receiver: Reference voltage for
VREF(DQ) Supply Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers VSS Supply Ground VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground	VIILI (OA)	Supply	
VSS Supply Ground VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground	VREF(DQ)	Supply	
VSSCA Supply Ground for Input Receivers VSSQ Supply I/O Ground			
VSSQ Supply I/O Ground			

NOTE: Data includes DQ and DM



LPDDR2 SDRAM Addressing

	ITEM	4Gb(2Gb 2stack)		
Number of banks		8		
Bank address pins		BA0~BA2		
Auto precharge pin	A10/AP			
	Row addresses	R0-R13		
X32	Column addresses	C0-C9		
	tREFI(μs)	3.9		

NOTE 1. The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero. NOTE 2. tREFI values for all bank refresh is $Tc = -25 \sim 85 \,^{\circ}C$, Tc means Operating Case Temperature.

NOTE 3. Row and Column Address values on the CA bus that are not used are "don't care."



3. Functional Description

LPDDR2 is a high-speed SDRAM device internally configured as a 8-Bank memory.

These devices contain the following number of bits:

2 Gb has 2,147,483,648 bits (4Gb : 2Gb 2stack)

LPDDR2-S4 uses a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

LPDDR2-S4 uses a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR2 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2-S4 devices, accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access. Prior to normal operation, the LPDDR2 must be initialized.





3.1 Simplified LPDDR2 Bus Interface State Diagram

The simplified LPDDR2 bus interface state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see "LPDDR2 Command Definitions and Timing Diagrams"



Simplified LPDDR2 Bus Interface State Diagram




Figure 3.1 LPDDR2 : Simplified Bus Interface State Diagram

NOTE 1. For LPDDR2-SDRAM in the Idle state, all banks are precharged.

JSL24Gxx8WA-SU 4Gb LPDDR2(2Gb 2stack)

3.2 Power-up, Initialization, and Power-Off

LPDDR2 Devices must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation

3.2.1 Power Ramp and Device Initialization

The following sequence shall be used to power up an LPDDR2 device.

1. Power Ramp

While applying power (after Ta), CKE shall be held at a logic low level (=< 0.2 x VDD2), all other inputs shall be between VILmin and VIHmax. The LPDDR2 device will only guarantee that outputs are in a high impedance state while CKE is held low.

On or before the completion of the power ramp (Tb) CKE must be held low.

DQ, DM, DQS and DQS# voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latch-up. CK, CK#, CS#, and CA input levels must be between VSSCA and VDD2 during voltage ramp to avoid latch-up.

The following conditions apply:

Ta is the point where *any* power supply first reaches 300 mV.

After Ta is reached, VDD1 must be greater than VDD2 - 200 mV.

After Ta is reached, VDD1 and VDD2 must be greater than VDD2 - 200 mV.

After Ta is reached, VDD1 and VDD2 must be greater than VDDQ - 200 mV.

After Ta is reached, VREF must always be less than all other supply voltages.

The voltage difference between any of VSS, VSSQ, and VSSCA pins may not exceed 100 mV.

The above conditions apply between Ta and power-off (controlled or uncontrolled).

Tb is the point when all supply voltages are within their respective min/max operating conditions. Reference voltages shall be within their respective min/max operating conditions a minimum of 5 clocks before CKE goes high.

Power ramp duration tINIT0 (Tb - Ta) must be no greater than 20 ms.

NOTE VDD2 is not present in some systems. Rules related to VDD2 in those cases do not apply.

2. CKE and clock:

Beginning at Tb, CKE must remain low for at least tINIT1 = 100ns, after which it may be asserted high. Clock must be stable at least $tINIT2 = 5 \times tCK$ prior to the first low to high transition of CKE (Tc). CKE, CS# and CA inputs must observe setup and hold time (tIS, tIH) requirements with respect to the first rising clock edge (as well as to the subsequent falling and rising edges).

The clock period shall be within the range defined for tCKb (18 ns to 100 ns), if any Mode Register Reads are performed.

Mode Register Writes can be sent at normal clock operating frequencies so long as all AC Timings are met. Furthermore, some AC parameters (e.g. tDQSCK) may have relaxed timings (e.g. tDQSCKb) before the system is appropriately configured.

While keeping CKE high, issue NOP commands for at least tINIT3 = 200 us. (Td).

3. Reset command:

After tINIT3 is satisfied, a MRW(Reset) command shall be issued (Td). The memory controller may optionally issue a Precharge-All command prior to the MRW Reset command. Wait for at least tINIT4 = 1us while keeping CKE asserted and issuing NOP commands.

4. Mode Registers Reads and Device Auto-Initialization (DAI) polling:

After tINIT4 is satisfied (Te) only MRR commands and power-down entry/exit commands are allowed.

Therefore, after Te, CKE may go low in accordance to Power-Down entry and exit specification (see "Powerdown"). The MRR command may be used to poll the DAI-bit to acknowledge when Device Auto-Initialization is complete or the memory controller shall wait a minimum of tINIT5 before proceeding.

As the memory output buffers are not properly configured yet, some AC parameters may have relaxed timings before the system is appropriately configured.

After the DAI-bit (MR0, "DAI") is set to zero "DAI complete" by the memory device, the device is in idle state (**Tf**). The state of the DAI status bit can be determined by an MRR command to MR0.

All SDRAM devices will set the DAI-bit no later than tINIT5 (10 us) after the Reset command. The memory controller shall wait a minimum of tINIT5 or until the DAI-bit is set before proceeding.

After the DAI-Bit is set, it is recommended to determine the device type and other device characteristics by issuing MRR commands (MR0 "Device Information" etc.).



5. ZQ Calibration:

After tINIT5 (**Tf**), an MRW ZQ Initialization Calibration command may be issued to the memory (MR10). For LPDDR2 devices which do not support the ZQ Calibration command, this command shall be ignored. This command is used to calibrate the LPDDR2 output drivers (RON) over process, voltage, and temperature. Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection. In systems in which more than one LPDDR2 device exists on the same bus, the controller must not overlap ZQ Calibration commands. The device is ready for normal operation after tZQINIT.

6. Normal Operation:

After tZQINIT (**Tg**), MRW commands shall be used to properly configure the memory, for example the output buffer driver strength, latencies etc. Specifically, MR1, MR2, and MR3 shall be set to configure the memory for the target frequency and memory configuration.

The LPDDR2 device will now be in IDLE state and ready for any valid command.

After **Tg**, the clock frequency may be changed according to the clock frequency change procedure described in section "Input clock stop and frequency change" of this specification.

Symbol	Va	lue	Unit	Comment							
Symbol	min	max		Comment							
tINIT0		20	ms	Maximum Power Ramp Time							
tINIT1	100		ns	Minimum CKE low time after completion of power ramp							
tINIT2	5		tCK	Minimum stable clock before first CKE high							
tINIT3	200		us	Minimum Idle time after first CKE assertion							
tINIT4	1		us	Minimum Idle time after Reset command							
tINIT5		10	us	Maximum duration of Device Auto-Initialization							
tZQINIT	1		us	ZQ Initial Calibration for LPDDR2-S4 devices							
tCKb	18	100	ns	Clock cycle time during boot							

Table 1 - Timing Parameters for initialization




Figure 3.2 Power Ramp and Initialization Sequence

3.2.2 Initialization after Reset (without Power ramp):

If the RESET command is issued outside the power up initialization sequence, the reinitialization procedure shall begin with step 3 (Td).

3.2.3 Power-off Sequence

The following sequence shall be used to power off the LPDDR2 device. Unless specified otherwise, these steps are mandatory and apply to S4 devices.

While removing power, CKE shall be held at a logic low level (=< 0.2 x VDD2), all other inputs shall be between VILmin and VIHmax. The LPDDR2 device will only guarantee that outputs are in a high impedance state while CKE is held low. DQ, DM, DQS, and DQS# voltage levels must be between VSSQ and VDDQ during power off sequence to avoid latch-up. CK, CK#, CS#, and CA input levels must be between VSSCA and VDD2 during power off sequence to avoid latch-up.

Tx is the point where any power supply decreases under its minimum value specified in the DC operating condition table.

Tz is the point where all power supplies are below 300 mV. After Tz, the device is powered off.

JSL24Gxx8WA-SU 4Gb LPDDR2(2Gb 2stack)

The time between Tx and Tz (tPOFF) shall be less than 2s.

The following conditions apply:

Between Tx and Tz, VDD1 must be greater than VDD2 - 200 mV.

Between Tx and Tz, VDD1 and VDD2 must be greater than VDDQ - 200 mV.

Between Tx and Tz, VREF must always be less than all other supply voltages.

The voltage difference between any of VSS, VSSQ, and VSSCA pins may not exceed 100 mV.

Table 2 - Timing Parameters Power-Off

Symbol	Va	alue	Unit	Comment			
Symbol	min	min max		Comment			
tPOFF	-	2	s	Maximum Power-Off ramp time			

3.2.4 Uncontrolled Power-Off Sequence

The following sequence shall be used to power off the LPDDR2 device under uncontrolled condition.

Tx is the point where any power supply decreases under its minimum value specified in the DC operating condition table. After turning off all power supplies, any power supply current capacity must be zero, except for any static charge remaining in the system.

Tz is the point where all power supply first reaches 300 mV. After Tz, the device is powered off.

The time between Tx and Tz (tPOFF) shall be less than 2s. The relative level between supply voltages are uncontrolled during this period.

VDD1 and VDD2 shall decrease with a slope lower than 0.5 V/usec between Tx and Tz.

Uncontrolled power off sequence can be applied only up to 400 times in the life of the device.

JSL24Gxx8WA-SU 4Gb LPDDR2(2Gb 2stack)

3.3 Mode Register Definition

3.3.1 Mode Register Assignment and Definition in LPDDR2 SDRAM

Table 3 shows the 16 common mode registers for LPDDR2 SDRAM **Table 4** shows only LPDDR2 SDRAM mode registers. Additionally **Table 5** shows RFU mode registers and Reset Command.

Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written.

Mode Register Read command shall be used to read a register. Mode Register Write command shall be used to write a register.

Table 3 - Mode Register Assignment in LPDDR2 SDRAM

MR#	MA<7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00h	Device Info.	R		(RFU)		RZ	<u>Z</u> QI	(RFU)	DI	DAI
1	01h	Device Feature 1	W	nW	R(for A	P)	WC	ВТ		BL	
2	02h	Device Feature 2	W		(RF	U)			RL	& WL	
3	03h	I/O Config-1	W		(RF	U)			[os	
4	04h	Refresh Rate	R	TUF		(RI	=U)		Refresh Rate		ıte
5	05h	Basic Config-1	R	LPDDR2 Manufacturer ID							
6	06h	Basic Config-2	R				Revi	sion ID	1		
7	07h	Basic Config-3	R				Revi	sion ID	2		
8	08h	Basic Config-4	R	I/O w	idth		De	nsity		Ту	ре
9	09h	Test Mode	W	Vendor-Specific Test Mode							
10	0Ah	IO Calibration	W	Calibration Code							
11:15	0Bh~0Fh	(reserved)		·			(1	RFU)			

Table 4 — Mode Register Assignment in LPDDR2 SDRAM

MR#	MA<7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
16	10h	PASR_Bank (S4)	W	Bank Mask							
17	11h	PASR_Seg	W		Segment Mask						
18:19	12h:13h	(Reserved)		(RFU)							

Mode Register Assignment in LPDDR2 SDRAM (Reserved for NVM)

MR#	MA<7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20:31	14h~1Fh	(Do Not Use)									



Table 5 - Mode Register Assignment in LPDDR2 SDRAM

MR#	MA<7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20h	DQ Calibration Pattern A	R	See " DQ Calibration:							
33:39	21h:27h	(Do Not Use)									
40	28h	DQ Calibration Pattern B	R	See " DQ Calibration:							
41:47:00	29h:2Fh	(Do Not Use)									
48:62	30h~3Eh	(Reserved)		(RFU)							
63	3Fh	Reset	W	X							
64:126	40h:7Eh	(Reserved)					(RI	-U)			
127	7Fh	(Do Not Use)									
128:190	80h: BEh	Reserved for Vendor Use)					(RI	=U)			
191	BFh	(Do Not Use)									
192:254	C0h:FEh	Reserved for Vendor Use)		(RFU)							
255	FFh	(Do Not Use)									

The following notes apply to Tables 3-5:

- NOTE 1. RFU bits shall be set to '0' during Mode Register writes.

 NOTE 2. RFU bits shall be read as '0' during Mode Register reads.

 NOTE 3. All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS,DQS# shall be
- NOTE 4. All Mode Registers that are specified as RFU shall not be written.
- NOTE 5. Writes to read-only registers shall have no impact on the functionality of the device.



JSL24Gxx8WA-SU 4Gb LPDDR2(2Gb 2stack)

MR0 Device Information (MA <7:0> =00H) :

OP7	OP6 OP5		OP6 OP5 OP4 OP3		OP2	OP1	OP0
	RFU			ZQI onal)	RFU	DI	DAI

DAI(Device Auto-Initialization Status)	Read-only	OP0	0 _B : DAI complete 1 _B : DAI still in progress	
DI (Device Information)	Read-only	OP1	0 _B : S4 SDRAM 1 _B : Do Not Use	
RZQI (Built in Self Test for RZQ Information)	Read -only	OP4:OP3	00 _B : RZQ self test not supported) 01 _B : ZQ-pin may connect to VDD2 or float 10 _B : ZQ-pin may short to GND 11 _B : ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to VDD2 or float nor short to GND)	1

NOTE 1 RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.

NOTE 2 If ZQ is connected to VDD2 to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to VDD2, either OP[4:3]=01 or OP[4:3]=10 might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

NOTE 3 In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per NOTE 4), the LPDDR2 device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the system may not function as intended.

NOTE 4 In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240-ohm ± 10).



MR1 Device Feature 1 (MA <7:0> =01H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	nWR (for AP)	WC	BT			

BL	Write-only	OP<2:0>	010 _B : BL4 (default) 011 _B : BL8 100 _B : BL16 All others : reserved	
ВТ	Write-only	OP<3>	0 _B : Sequential (default) 1 _B : Interleaved	1
WC	Write-only	OP<4>	0 _B : Wrap (default) 1 _B : Reserved	
nWR	Write-only	OP<7:5>	001 _B : nWR =3(default) 010 _B : nWR =4 011 _B : nWR =5 100 _B : nWR =6 101 _B : nWR =7 110 _B : nWR =8 All others: reserved	2

NOTE 1 BL 16, interleaved is not an official combination to be supported.

NOTE 2 Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK).



Table 6 - Burst Sequence by BL,BT, and WC

СЗ	C2	C1	CO	W/C	вт	BL	Burst Cycle Number are Burst Address Sequence															
CS	02	Ci	3	W/C	Б	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Χ	Χ	0в	0в	wron	any	4	0	1	2	3												
Χ	Χ	1 B	0в	wrap	any	4	2	3	0	1												
Х	0в	0в	0в				0	1	2	3	4	5	6	7								
Х	0в	1 _B	0в				2	3	4	5	6	7	0	1								
Х	1 _B	0в	0в		seq		4	5	6	7	0	1	2	3								
Х	1 _B	1 _B	0в				6	7	0	1	2	3	4	5								
Х	0в	0в	0в	wrap		8	0	1	2	3	4	5	6	7								
Х	0в	1 _B	0в		int		2	3	0	1	6	7	4	5								
Х	1 _B	0в	0в				4	5	6	7	0	1	2	3								
Х	1 _B	1B	0в				6	7	4	5	2	3	0	1								
0 _B	0в	0в	0 _B				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0в	0в	1 _B	0в				2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1
0 _B	1 _B	0в	0в				4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3
0 _B	1 _B	1 _B	0 _B	wron	000		6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5
1 _B	0в	0в	0в	wrap	seq	16	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
1 _B	0в	1 _B	0в				Α	В	C	D	Е	F	0	1	2	3	4	5	6	7	8	9
1 _B	1 _B	0в	0 _B				O	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В
1 _B	1 _B	1 _B	0в				Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
Х	Χ	Χ	0в		int			·					illega	al (no	t allo	wed)			·	·		·

- 1. C0 input is not present on CA bus. It is implied zero.
- 2. For BL=4, the burst address represents C1 C0.
- 3. For BL=8, the burst address represents C2 C0.
- 4. For BL=16, the burst address represents C3 C0.

The variable y may start at any address with C0 equal to 0 and may not start at any address in Table 7 for the respective density and bus width combinations.



Table 7 - LPDDR2 Non Wrap Restrictions

	2Gb	4Gb(2Gb x16 ,2stack x32)							
Not across full page boundary									
x16	3FE, 3FF, 000, 001	None							
x32	1FE, 1FF, 000, 001	None							
	Not across sub page boundary								
x16	1FE, 1FF, 200, 201	None							
x32	None	None							

NOTE 1 Non - wrap BL =4 data-orders shown above are prohibited 2 4Gb device do not support the No Wrap function.

MR2 Device Feature 2 (MA <7:0> =02H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RI	=U)			RL 8		

MR3 I/O Configuration 1 (MA <7:0> =03H) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RI	=U)			D	S	

DS	Write- only	OP<3:0>	0000 _B : reserved 0001 _B : 34.3-ohm typical 0010 _B : 40-ohm typical (default) 0011 _B : 48-ohm typical 0100 _B : 60-ohm typical 0101 _B : reserved 0110 _B : 80-ohm typical 0111 _B : 120-ohm typical (optional) All others: reserved	
----	----------------	---------	--	--

MR4 Device Temperature (MA <7:0> =04H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		(R	FU)	SDRA	M Refresh	n Rate	

Read- only	OP<2:0>	000 _B : SDRAM Low temperature operating limit exceeded 001 _B : 4X t _{REF} , 4x t _{REFlpb} , 4x t _{REFW} 010 _B : 2X t _{REF} , 2x t _{REFlpb} , 2x t _{REFW} 011 _B : 1X t _{REF} , 1x t _{REFlpb} , 1x t _{REFW} (≤85°C) 100 _B : Reserved 101 _B : 0.25X t _{REF} , 0.25x t _{REFlpb} , 0.25x t _{REFW} , do not de-rate SDRAM AC timing 110 _B : 0.25X t _{REF} , 0.25x t _{REFlpb} , 0.25x t _{REFW} , de-rate SDRAM AC timing 111 _B : SDRAM High temperature operating limit exceeded
Read-	OP<7>	0 _B : OP<2:0> value has not changed since last read of MR4 1 _B : OP<2:0> value has changed since last read of MR4
	only	only OP<2:0>

NOTE 1 A Mode Register Read from MR4 will reset OP7 to '0'.

NOTE 2 OP7 is reset to '0' at power-up. OP<2:0> bits are undefined after power-up.

NOTE 3 If OP2 equals '1', the device temperature is greater than 85°C

NOTE 4 OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.

NOTE 5 LPDDR2 might not operate properly when OP[2:0] = 000B or 111B.

NOTE 6 LPDDR2 devices shall be de-rated by adding 1.875 ns to the following core timing parameters: tRCD, tRC, tRAS, tRP, and tRRD. tDQSCK shall be de-rated according to the tDQSCK de-rating in Table 52. Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.

NOTE 7 See "Temperature Sensor" for information on the recommended frequency of reading MR4.

MR5 Basic Configuration 1 (MA <7:0> =05H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	LPDDR2 Manufacture ID									

LPDDR2 Manufacture ID	Read- only	OP<7:0>	0000 0000 _B : Reserved 0000 0001 _B : Samsung 0000 0010 _B : Qimonda 0000 0011 _B : Elpida 0000 0100 _B : Etron 0000 0101 _B : Nanya 0000 0111 _B : Mosel 0000 1000 _B : Winbond 0000 1001 _B : ESMT 0000 1010 _B : Reserved 0000 1011 _B : Spansion 0000 1100 _B : SST 0000 1101 _B : JMOS 0000 1110 _B : JSC 1111 1110 _B : Numonyx 1111 1111 _B : Micron All Others: Reserved	
-----------------------	---------------	---------	---	--

MR6 Basic Configuration 2 (MA<7:0> = 06H):

Ī	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
		Revision ID1							

Revision ID1	Read-	OP<7:0>	0000 0000 _B : A-version	
T LEVISION ID I	only	01 < 7.05	0000 0000B. A-Version	

NOTE 1 MR6 is Vendor Specific



MR7 Basic Configuration 3 (MA <7:0> =07H) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	Revision ID2							

Revision ID2	Read- only	OP<7:0>	0000 0000 _B : A-version	
--------------	---------------	---------	---	--

NOTE 1 MR7 is Vendor Specific

MR8_Basic Configuration 4 (MA<7:0> = 08BH):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O v	vidth		Density				ре
01	lb		0101b				Oh

NOTE 1 4Gb device consist of 2Gb (2stack)

MR9 Test Mode (MA \lt 7:0 \gt = 09H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	Vendor-specific Test Mode							

MR10_Calibration (MA<7:0> = 0AH):

1	auon (MA)	7.02 – UAII)	<u>•</u>					
	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
				Cal	libration Cod	de		

			0xFF _H : Calibration command after initialization
	147.1		0xAB _H : Long calibration
Calibration Code	Calibration Code Write-only OP	OP<7:0>	0x56 _H : Short calibration
			0xC3 _H : ZQ Reset
			Others: Reserved

NOTE 1 Host processor shall not write MR10 with "Reserved" values

NOTE 2 LPDDR2 devices shall ignore calibration command when a "Reserved" value is written into MR10.

NOTE 3 See AC timing table for the calibration latency.

NOTE 4 If ZQ is connected to VSSCA through RZQ, either the ZQ calibration function (see "Mode Register Write ZQ Calibration Command") or default calibration (through the ZQreset command) is supported. If ZQ is connected to VDD2, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

NOTE 5 LPDDR2 devices that do not support calibration shall ignore the ZQ Calibration command.

 $NOTE\ 6\ Optionally, the\ MRW\ ZQ\ Initialization\ Calibration\ command\ will\ update\ MR0\ to\ indicate\ RZQ\ pin\ connection.$

MR11:15 (Reserved) (MA<7:0> = 0BH-0FH):

MR16_PASR_Bank Mask (MA<7:0> = 010H):

_	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
S4 SDRAM			Ва	ank Mask (4-k	oank or 8 bar	nk)		

S4 SDRAM:

Bank <7:0> Mask	Write- only	OP<7:0>	O _B : refresh enable to the bank (=unmasked, default) 1 _B : refresh blocked (=masked)	1
-----------------	----------------	---------	--	---

1. For 4-bank S4 SDRAM, only<3:0> are used.

OP	Bank Mask	4-Bank S4 SDRAM	8-Bank S4 SDRAM
0	XXXX XXX1	Bank 0	Bank 0
1	XXXX XX1X	Bank 1	Bank 1
2	XXXX X1XX	Bank 2	Bank 2
3	XXXX 1XXX	Bank 3	Bank 3
4	XXX1 XXXX	-	Bank 4
5	XX1X XXXX	-	Bank 5

6	X1XX XXXX	-	Bank 6
7	1XXX XXXX	-	Bank 7

MR17_PASR_Segment Mask (MA<7:0> = 011H): 1Gb ~ 8Gb S4 SDRAM only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Segment Mask								

Segment <7:0> Mask	Write- only	OP<7:0>	O_B: refresh enable to the segment (=unmasked, default)1_B: refresh blocked (=masked)
--------------------	----------------	---------	--

			1Gb	2Gb, 4Gb	8Gb
Segment	OP	Segment Mask	R12:10	R13:11	R14:12
0	0	XXXX XXX1		000в	
1	1	XXXX XX1X		001 _B	
2	2	XXXX X1XX	010 _B		
3	3	XXXX 1XXX		011 _B	
4	4	XXX1 XXXX		100 _B	
5	5	XX1X XXXX		101 _B	
6	6	X1XX XXXX		110 _B	
7	7	1XXX XXXX		111 _B	

NOTE This table indicates the range of row addresses in each masked segment X is do not care for a particular segment

MR18-19 Reserved (MA<7:0> = 012H - 013H):

MR20-31_Do Not Use, NVM only

MR32 DQ Calibration Pattern A (MA<7:0> = 20H):

Reads to MR32 return DQ Calibration Pattern "A". See "DQ Calibration"

$MR33:39_{Do Not Use} (MA<7:0> = 21H-27H)$:

MR40_DQ Calibration Pattern B (MA<7:0> = 28H):

Reads to MR40 return DQ Calibration Pattern "B". See "DQ Calibration".

$MR41:47_{Do Not Use} (MA<7:0> = 29H-2FH)$:

MR48:62 (Reserved) (MA<7:0> = 30H-3EH):

MR63_Reset (MA<7:0> = 3FH): MRW only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
X								

NOTE1 For additional information on MRW RESET see "Mode Register Write Command"

$MR64:126_(Reserved) (MA<7:0> = 40H-7EH):$

 $MR127_{Do Not Use}$ (MA<7:0> = 7FH):

MR128:190 (Reserved for Vendor Use) (MA<7:0> = 80H-BEH):

 $\underline{MR191}\underline{(Do\ Not\ Use)\ (MA<7:0> = BFH):}$

MR192:254 (Reserved for Vendor Use) (MA<7:0> = C0H-FEH):

MR255 (Do Not Use) (MA<7:0> = FFH):



4. LPDDR2 Command Definitions and Timing Diagrams

4.1 Activate Command

4.1.1 Activate Command

The SDRAM Activate command is issued by holding CS# LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0 - BA2 are used to select the desired bank. The row address R0 through R14 is used to determine which row to activate in the selected bank. The Activate command must be applied before any Read or Write operation can be executed. The LPDDR2 SDRAM can accept a read or write command at time tRCD after the activate command is sent. Once a bank has been activated it must be precharged before another Activate command can be applied to the same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The minimum time interval between successive Activate commands to the same bank is determined by the RAS cycle time of the device (tRC). The minimum time interval between Activate commands to different banks is tRRD.

Certain restrictions on operation of the 8-bank devices must be observed. There are two rules. One for restricting the number of sequential Activate commands that can be issued and another for allowing more time for RAS precharge for a Precharge All command. The rules are as follows:

- 8-bank device Sequential Bank Activation Restriction: No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling tFAW window. Converting to clocks is done by dividing tFAW[ns] by tCK[ns], and rounding up to next integer value. As an example of the rolling window, if RU{ (tFAW / tCK) } is 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued at or between clock N+1 and N+9. REFpb also counts as bank-activation for the purposes of tFAW.
- 8-bank device Precharge All Allowance : tRP for a Precharge All command for an 8-bank device shall equal tRPab, which is greater than tRPpb.




Figure 4.1 — Activate command cycle: tRCD = 3, tRP = 3, tRRD = 2

NOTE 1 A Precharge-All command uses tRPab timing, while a Single Bank Precharge command uses tRPpb timing. In this figure, tRP is used to denote either an All-bank Precharge or a Single Bank Precharge.





Figure 4.2 — tFAW timing

NOTE 1: For 8-bank devices only.



4.2 LPDDR2 Command Input Signal Timing Definition 4.2.1 LPDDR2 Command Input Setup and Hold Timing



NOTE: Setup and hold conditions also apply to the CKE pin. See section related to power down for timing diagrams related to the CKE pin.

Figure 4.3 — Command Input Setup and Hold Timing



4.3 Read and Write access modes

4.3.1 Read and Write access modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting CS# LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a read operation (CA2 HIGH) or a write operation (CA2 LOW).

The LPDDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles.

For LPDDR2-S4 devices, a new burst access must not interrupt the previous 4-bit burst operation in case of BL = 4 setting. In case of BL = 8 and BL = 16 settings, Reads may be interrupted by Reads and Writes may be interrupted by Writes provided that this occurs on even clock cycles after the Read or Write command and tCCD is met.



4.4 Burst Read Command

The Burst Read command is initiated by having CS# LOW, CA0 HIGH, CA1 LOW and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the tDQSCK delay is measured. The first valid datum is available RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Read Command is issued. The data strobe output is driven LOW tRPRE before the first rising valid strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin edge aligned with the data strobe. The RL is programmed in the mode registers.

Timings for the data strobe are measured relative to the crosspoint of DQS and its complement, DQS#.




Figure 4.4 — Data output (read) timing (tDQSCKmax)

NOTE 1 tDQSCK may span multiple clock periods. NOTE 2 An effective Burst Length of 4 is shown.

RL-1 RL+BL/2 CK# CK DQSCKmin tHZ(DQS) ^tRPRE DQS# ^tQH ^tQŀ ^tDQSQmax DOSOma DO DOUT DOUT DOUT DOUT Transitioning data

Figure 4.5 — Data output (read) timing (tDQSCKmin)

NOTE 1 An effective Burst Length of 4 is shown.






Figure 4.6 — Burst read: RL = 5, BL = 4, tDQSCK > tCK




Figure 4.7 — Burst read: RL = 3, BL = 8, tDQSCK < tCK






Figure 4.8 — tDQSCKDL timing

NOTE 1 tDQSCKDLmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any $\{tDQSCKn, tDQSCKm\}$ pair within any 32ms rolling window.






Figure 4.9 — tDQSCKDM timing

NOTE 1 tDQSCKDMmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any $\{tDQSCKn, tDQSCKm\}$ pair within any 1.6us rolling window






Figure 4.10 — tDQSCKDS timing

NOTE 1 tDQSCKDSmax is defined as the maximum of ABS(tDQSCKn - tDQSCKm) for any {tDQSCKn,tDQSCKm} pair for reads within a consecutive burst within any 160ns rolling window.




Figure 4.11 — Burst read followed by burst write: RL = 3, WL = 1, BL = 4



The minimum time from the burst read command to the burst write command is defined by the Read Latency (RL) and the Burst Length (BL). Minimum read to write latency is RL + RU(tDQSCKmax/tCK) + BL/2 + 1 - WL clock cycles. Note that if a read burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated read burst should be used as "BL" to calculate the minimum read to write delay.




Figure 4.12 — Seamless burst read: RL = 3, BL = 4, tccd = 2

The seamless burst read operation is supported by enabling a read command at every other clock for BL = 4 operation, every 4 clocks for BL = 8 operation, and every 8 clocks for BL = 16 operation.

For LPDDR2-SDRAM, this operation is allowed regardless of whether the accesses read the same or different banks as long as the banks are activated.

4.4.1 Reads interrupted by a read

For LPDDR2-S4 burst read can be interrupted by another read on even clock cycles after the Read command, provided that tCCD is met




Figure 4.13 — Read burst interrupt example: RL = 3, BL = 8, tCCD = 2

NOTE 1 For LPDDR2-S4 devices, read burst interrupt function is only allowed on burst of 8 and burst of 16.

NOTE 2 For LPDDR2-S4 devices, read burst interrupt may only occur on even clock cycles after the previous commands, provided that tCCD is met.

NOTE 3 Reads can only be interrupted by other reads or the BST command.

NOTE 4 Read burst interruption is allowed to any bank inside DRAM.

NOTE 5 Read burst with Auto-Precharge is not allowed to be interrupted

NOTE 6 The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.



4.5 Burst Write Operation

The Burst Write command is initiated by having CS# LOW, CA0 HIGH, CA1 LOW and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Write Latency (WL) is defined from the rising edge of the clock on which the Write Command is issued to the rising edge of the clock from which the tDQSS delay is measured. The first valid datum shall be driven WL * tCK + tDQSS from the rising edge of the clock from which the Write command is issued. The data strobe signal (DQS) should be driven LOW tWPRE prior to the data input. The data bits of the burst cycle must be applied to the DQ pins tDS prior to the respective edge of the DQS, DQS# and held valid until tDH after that edge. The burst data are sampled on successive edges of the DQS, DQS# until the burst length is completed, which is 4, 8, or 16 bit burst.

For LPDDR2-SDRAM devices, tWR must be satisfied before a precharge command to the same bank may be issued after a burst write operation.

Input timings are measured relative to the crosspoint of DQS and its complement, DQS#.




Figure 4.14: Data Input (WRITE) Timing




Figure 4.15 — Burst write: WL = 1, BL = 4






Figure 4.16 — Burst write followed by burst read: RL=3, WL = 1, BL = 4

NOTE 1 The minimum number of clock cycles from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU(tWTR/tCK)].

NOTE 2 tWTR starts at the rising edge of the clock after the last valid input datum.

NOTE 3 If a write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated write burst should be used as "BL" to calculate the minimum write to read delay.

4.5.1 Writes interrupted by a write

For LPDDR2-S4 devices, burst write can only be interrupted by another write on even clock cycles after the Write command, provided that tCCD(min) is met.




Figure 4.17 — Write burst interrupt timing: WL = 1, BL = 8, tCCD = 2

NOTE 1 For LPDDR2-S4 devices, write burst interrupt function is only allowed on burst of 8 and burst of 16.

NOTE 2 For LPDDR2-S4 devices, write burst interrupt may only occur on even clock cycles after the previous write commands, provided that tCCD(min) is met.

NOTE 3 Writes can only be interrupted by other writes or the BST command.

NOTE 4 Write burst interruption is allowed to any bank inside DRAM.

NOTE 5 Write burst with Auto-Precharge is not allowed to be interrupted

NOTE 6 The effective burst length of the first write equals two times the number of clock cycles between the first write and the interrupting write.



4.6 Burst Terminate

The Burst Terminate (BST) command is initiated by having CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of clock. A Burst Terminate command may only be issued to terminate an active Read or Write burst. Therefore, a Burst Terminate command may only be issued up to and including BL/2 - 1 clock cycles after a Read or Write command. The effective burst length of a Read or Write command truncated by a BST command is as follows: Effective burst length = 2 x {Number of clock cycles from the Read or Write Command to the BST command}

Note that if a read or write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated burst should be used as "BL" to calculate the minimum read to write or write to read delay.

The BST command only affects the most recent read or write command. The BST command truncates an ongoing read burst RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued. The BST command truncates an ongoing write burst WL * tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.

For LPDDR2-S4 devices, the 4-bit prefetch architecture allows the BST command to be issued on an even number of clock cycles after a Write or Read command. Therefore, the effective burst length of Read or Write command truncated by a BST command is an integer multiple of 4.




Figure 4.18 — Burst Write truncated by BST: WL = 1, BL = 16

NOTE 1 The BST command truncates an ongoing write burst WL * tCK + tDQSS after the rising edge of the clock where the Burst Terminate command is issued.

NOTE 2 For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Write command.

NOTE 3 Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.




Figure 4.19 — Burst Read truncated by BST: RL=3, BL = 16



JSL24Gxx8WA-SU 4Gb LPDDR2(2Gb 2stack)

NOTE 1 The BST command truncates an ongoing read burst RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Burst Terminate command is issued.

NOTE 2 For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Read command.


NOTE 3 Additional BST commands are not allowed after T4 and may not be issued until after the next Read or Write command.



4.7 Write Data Mask

One write data mask (DM) pin for each data byte (DQ) will be supported on LPDDR2 devices, consistent with the implementation on LPDDR SDRAMs. Each data mask (DM) may mask its respective data byte (DQ) for any given cycle of the burst. Data mask has identical timings on write operations as the data bits, though used as input only, is internally loaded identically to data bits to insure matched system timing.

Data Mask Timing



Data Mask Function, WL = 2, BL = 4 shown, second DQ masked




Figure 4.20 — Write data mask



4.8 Precharge operation

The Precharge command is used to precharge or close a bank that has been activated. The Precharge command is initiated by having CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag, and the bank address bits, BA0 and BA1, are used to determine which bank(s) to precharge. For 8-bank devices, the AB flag, and the bank address bits, BA0, BA1, and BA2, are used to determine which bank(s) to precharge. The bank(s) will be available for a subsequent row access tRPab after an All-Bank Precharge command is issued and tRPpb after a Single-Bank Precharge command is issued.

In order to ensure that 8-bank devices do not exceed the instantaneous current supplying capability of 4-bank devices, the Row Precharge time (tRP) for an All-Bank Precharge for 8-bank devices (tRPab) will be longer than the Row Precharge time for a Single-Bank Precharge (tRPpb). For 4-bank devices, the Row Precharge time (tRP) for an All-Bank Precharge (tRPab) is equal to the Row Precharge time for a Single-Bank Precharge (tRPpb).

Figure 4-1 shows Activate to Precharge timing.

Table 6 - Ballk Selection for Frecharge by address bits							
AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 4-bank device	Precharged Bank(s) 8-bank device		
0	0	0	0	Bank 0 only	Bank 0 only		
0	0	0	1	Bank 1 only	Bank 1 only		
0	0	1	0	Bank 2 only	Bank 2 only		
0	0	1	1	Bank 3 only	Bank 3 only		
0	1	0	0	Bank 0 only	Bank 4 only		
0	1	0	1	Bank 1 only	Bank 5 only		
0	1	1	0	Bank 2 only	Bank 6 only		
0	1	1	1	Bank 3 only	Bank 7 only		
1	Don't care	Don't care	Don't care	All Banks	All Banks		

Table 8 - Bank selection for Precharge by address bits

4.8.1 Burst Read operation followed by Precharge

For the earliest possible precharge, the precharge command may be issued BL/2 clock cycles after a Read command. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length. A new bank active (command) may be issued to the same bank after the Row Precharge time (tRP). A precharge command cannot be issued until after tRAS is satisfied.

For LPDDR2-S4 devices, the minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a Read command. This time is called tRTP (Read to Precharge). For LPDDR2-S4 devices, tRTP begins BL/2 - 2 clock cycles after the Read command. If the burst is truncated by a BST command or a Read command to a different bank, the effective "BL" shall be used to calculate when tRTP begins. See Table 9 for Read to Precharge timings for LPDDR2-S4




Figure 4.21 — Burst read followed by Precharge: RL = 3, BL = 8, RU(trtp(min)/tck) = 2




Figure 4.22 — Burst read followed by Precharge: RL = 3, BL = 4, RU(trtp(min)/tck) = 3

4.8.2 Burst Write followed by Precharge

For write cycles, a delay must be satisfied from the time of the last valid burst input data until the Precharge command may be issued. This delay is known as the write recovery time (tWR) referenced from the completion of the burst write to the precharge command. No Precharge command to the same bank should be issued prior to the tWR delay.

LPDDR2-S4 devices write data to the array in prefetch quadruples (prefetch = 4). The beginning of an internal write operation may only begin after a prefetch group has been latched completely. Therefore, the write recovery time (tWR) starts at different boundaries for LPDDR2-S4 devices.

For LPDDR2-S4 devices, minimum Write to Precharge command spacing to the same bank is WL + BL/2 + 1 + RU(tWR/tCK) clock cycles. For an untruncated burst, BL is the value from the Mode Register. For an truncated burst, BL is the effective burst length.

See Table 9 for Write to Precharge timings for LPDDR2-S4




Figure 4.23 — Burst write followed by precharge: WL = 1, BL = 4



4.8.3 Auto Precharge operation

Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge command or the auto-precharge function. When a Read or a Write command is given to the LPDDR2 SDRAM, the AP bit (CA0f) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle.

If AP is LOW when the Read or Write command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the Read or Write command is issued, then the auto-precharge function is engaged. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read or Write latency) thus improving system performance for random data access.

4.8.3.1 Burst Read with Auto-Precharge

If AP (CA0f) is HIGH when a Read Command is issued, the Read with Auto-Precharge function is engaged.

LPDDR2-S4 devices start an Auto-Precharge operation on the rising edge of the clock BL/2 or BL/2 - 2 + RU(tRTP/tCK) clock cycles later than the Read with AP command, whichever is greater. Refer to Table 9 for equations related to Auto-Precharge for LPDDR2-S4.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied simultaneously.

The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.

The RAS cycle time (tRC) from the previous bank activation has been satisfied.




Figure 4.24 — Burst read with Auto-Precharge: RL = 3, BL = 4, RU(tRTP(min)/tck) = 2

4.8.3.2 Burst write with Auto-Precharge

If AP (CA0f) is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged. The LPDDR2 SDRAM starts an Auto Precharge operation on the rising edge which is tWR cycles after the completion of the burst write.

A new bank activate (command) may be issued to the same bank if both of the following two conditions are satisfied.

The RAS precharge time (tRP) has been satisfied from the clock at which the auto precharge begins.

The RAS cycle time (tRC) from the previous bank activation has been satisfied.






Figure 4.25 — Burst write w/Auto Precharge: WL = 1, BL = 4

Table 9 - Precharge & Auto Precharge Clarification

From	To command	Minimum Delay between	unit	Notes
command	10 Command	" From Command " to "To Command "	unit	Notes
Read	Precharge (to same Bank as Read)	BL/2 + max(2,RU(trtp/tck)) - 2	clks	1
neau	Precharge All	BL/2 + max(2,RU(trtp/tck)) - 2	clks	1
BST	Precharge (to same Bank as Read)	1	clks	1
(For Reads)	Precharge All	1	clks	1
	Precharge (to same Bank as Read w/AP)	BL/2 + max(2,RU(t _{RTP} /t _{CK})) - 2	clks	1.2
	Precharge All	$BL/2 + max(2,RU(t_{RTP}/t_{CK})) - 2$	clks	1
	Activate (to same Bank as Read w/AP)	BL/2 + max(2,RU(trtp/tck)) - 2 + RU(trpb/tck)	clks	1
Read w/AP	Write or Write w/AP (same bank)	Illegal	clks	3
	Write or Write w/AP (different bank)	RL+BL/2+RU(t _{DQSCK} max/t _{CK}) - WL+1	clks	3
	Read or Read w/AP (same bank)	Illegal	clks	3
	Read or Read w/AP (different bank)	BL/2	clks	3
Write	Precharge (to same Bank as Write)	$WL + BL/2 + RU(t_{WR}/t_{CK})+1$	clks	1
vvnite	Precharge All	WL + BL/2 + RU(twp/tck)+1	clks	1
BST	Precharge (to same Bank as Write)	WL + RU(twr/tcr)+1	clks	1
(For Writes)	Precharge All	WL + RU(t _{WR} /t _{CK})+1	clks	1
	Precharge (to same Bank as Write w/AP)	WL + BL/2 + RU(twn/tck)+1	clks	1
	Precharge All	WL + BL/2 + RU(twr/tcr)+1	clks	1
	Activate (to same Bank as Write w/AP)	WL + BL/2 + RU(twr/tck)+1 +RU(trppb/tck)	clks	1
Write w/AP	Write or Write w/AP (same bank)	Illegal	clks	3
	Write or Write w/AP (different bank)	BL/2	clks	3
	Read or Read w/AP (same bank)	Illegal	clks	3
	Read or Read w/AP (different bank)	W/L + BL/2 + RU(twrr/tck)+1	clks	3
Precharge	Precharge (to same Bank as Precharge)	1	clks	1
Frecharge	Precharge All	1	clks	1
Precharge	Precharge	1	clks	1
All	Precharge All	1	clks	1

NOTE 1 For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after tRP depending on the latest precharge command issued to that bank, NOTE 2 Any command issued during the minimum delay time as specified in Table 51 is illegal.

NOTE 3 After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operation to different banks are supported. Read w/AP and Write w/AP may not be interrupted or truncated.

4.9 Refresh command

The Refresh command is initiated by having CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of clock. Per Bank Refresh is initiated by having CA3 LOW at the rising edge of clock and All Bank Refresh is initiated by having CA3 HIGH at the rising edge of clock. Per Bank Refresh is only allowed in devices with 8 banks. A Per Bank Refresh command, REFpb performs a refresh operation to the bank which is scheduled by the bank counter in the memory device. The bank sequence of Per Bank Refresh is fixed to be a sequential round-robin: "0-1- 2-3-4-5-6-7-0-1-...". The bank count is synchronized between the controller and the SDRAM upon issuing a RESET command or at every exit from self refresh, by resetting bank count to zero. The bank addressing for the Per Bank Refresh count is the same as established in the single-bank Precharge command (see Table 8, "Bank selection for Precharge by address bits").

A bank must be idle before it can be refreshed. It is the responsibility of the controller to track the bank being refreshed by the Per Bank Refresh command.

As shown in Table 10, the REFpb command may not be issued to the memory until the following conditions are met:

- a) tRFCab has been satisified after the prior REFab command
- b) tRFCpb has been satisfied after the prior REFpb command
- c) tRP has been satisified after the prior Precharge command to that given bank

tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than affected by the REFpb command).

The target bank is inaccessable during the Per Bank Refresh cycle time (tRFCpb), however other banks within the device are accessable and may be addressed during the Per Bank Refresh cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in active state or accessed by a read or a write command.

When the Per Bank refresh cycle has completed, the affected bank will be in the Idle state.

As shown in Table 10, after issuing REFpb:

- a) tRFCpb must be satisified before issuing a REFab command
- b) tRFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- c) tRRD must be satisified before issuing an ACTIVATE command to a different bank
- d) tRFCpb must be satisified before issuing another REFpb command

An All Bank Refresh command, REFab performs a refresh operation to all banks. All banks have to be in Idle state when REFab is issued (for instance, by Precharge all-bank command). REFab also synchronizes the bank count between the controller and the SDRAM to zero.

As shown in Table 10, the REFab command may not be issued to the memory until the following conditions have been met:

- a) tRFCab has been satisified after the prior REFab command
- b) tRFCpb has been satisified after the prior REFpb command
- c) tRP has been satisified after prior Precharge commands

When the All Bank refresh cycle has completed, all banks will be in the Idle state.

As shown in Table 10, after issuing REFab:

- a) the tRFCab latency must be satisfied before issuing an ACTIVATE command
- b) the tRFCab latency must be satisfied before issuing a REFab or REFpb command.



Table 10 - Command Scheduling Separations related to Refresh

Symbol	Minimum delay from	to	Notes
		REFab	
t RFCab	REFab	Activate cmd to any bank	
		REFpb	
		REFab	
t _{RFCpb}	REFpb	Activate cmd to same bank as REFpb	
		REFpb	
	REFpb	Activate cmd to different bank than REFpb	
trrd	Activate	REfFpb affecting an idle bank (different bank than Activate)	1
	Activate	Activate cmd to different bank than prior Activate	

NOTE 1 A bank must be in the Idle state before it is refreshed. Therefore, after Activate, REFab is now allowed and REFpb is allowed only if it affects a bank which is in the Idle state.

4.9.1 LPDDR2 SDRAM Refresh Requirements

(1) Minimum number of Refresh commands:

The LPDDR2 SDRAM requires a minimum number of R Refresh (REFab) commands within *any* rolling Refresh Window (tREFW = 32 ms @ MR4[2:0] = "011" or Tcase 85 °C). See Table 50 for actual numbers per density. The resulting average refresh interval (tREFI) is given in Table 50.

See Mode Register 4 for tREFW and tREFI refresh multipliers at different MR4 settings.

For LPDDR2-SDRAM devices supporting Per-Bank-Refresh, a REFab command may be replaced by a full cycle of eight REFpb commands.

(2) Burst Refresh limitation:

To limit maximum current consumption, a maximum of 8 REFab commands may be issued in any rolling tREFBW (tREFBW = $4 \times 8 \times tRFCab$). This condition does not apply if REFpb commands are used.

(3) Refresh Requirements and Self-Refresh:

If any time within a refresh window is spent in Self-Refresh Mode, the number of required Refresh commands in this particular window is reduced to:

R* = R - RU{tSRF / tREFI} = R - RU{R * tSRF / tREFW}; where RU stands for the round-up function.




Figure 4.26 — Definition of tSRF



Several examples on how to tSRF is calculated:

A: with the time spent in Self-Refresh Mode fully enclosed in the Refresh Window (tREFW),

B: at Self-Refresh entry

C: at Self-Refresh exit

D: with several different intervals spent in Self Refresh during one tREFW interval

In contrast to JESD79 and JESD79-2 and JESD79-3 compliant SDRAM devices, LPDDR2 devices allow significant flexibility in scheduling REFRESH commends, as long as the boundary conditions above are met.

In the most straight forward case a REFRESH command should be scheduled every tREFI. In this case Self-Refresh may be entered at any time. The users may choose to deviate from this regular refresh pattern e.g., to enable a period where no refreshes are required. In the extreme (e.g., LPDDR2-S4 1Gb) the user may choose to issue a refresh burst of 4096 REFRESH commands with the maximum allowable rate (limited by tREFBW) followed by a long time without any REFRESH commands, until the refresh window is complete, then repeating this sequence. The achieveable time without REFRESH commands is given by tREFW - (R/8)* tREFBW = tREFW - R*4* tRFCab. (e.g., for a LPDDR2-S4 1Gb device @ Tcase <= 85 C this can be up to 32 ms - 4096 * 4 * 130 ns ~ 30 ms).

While both - the regular and the burst/pause - patterns can satisfy the refresh requirements per rolling refresh interval, if they are repeated in every subsequent 32 ms window, extreme care must be taken when transitioning from one pattern to another to satisfy the refresh requirement in *every* rolling refresh window during the transition. Figure 4.28 shows an example of an allowable transition from a burst pattern to a regular, distributed pattern. If this transition happens directly after the burst refresh phase, all rolling tREFW intervals will have at least the required number of refreshes. Figure 4.29 shows an example of a non-allowable transition. In this case the regular refresh pattern starts after the completion of the pause-phase of the burst/pause refresh pattern. For several rolling tREFW intervals the minimmun number of REFRESH commands is not satisfied. The understanding of the pattern transition is extremly relevant (even if in normal operation only one pattern is employed), as in Self-Refresh-Mode a regular, distributed refresh pattern has to be assumed, which is reflected in the equation for R* above. Therefore it is recommended to enter Self-Refresh-Mode ONLY directly after the burst-phase of a burst/pause refresh pattern as indicated in Figure 75 and begin with the burst phase upon exit from Self-Refresh.




Figure 4.27 — Regular, Distributed Refresh Pattern vs. Repetitive Burst Refresh with Subsequent Refresh Pause

NOTE 1 For a (e.g.) LPDDR2-S4 2 Gb device @ Tcase less than or equal to 85C the distributed refresh pattern would have one REFRESH command per 3.9 us; the burst refresh pattern would have an average of one refresh command per 0.52 us followed by ~30 ms without any REFRESH command






Figure 4.28 — Allowable Transition from Repetitive Burst Refresh with Subsequent Refresh Pause to Regular, Distributed Refresh Pattern

NOTE 1 For a (e.g.) LPDDR2-S4 2 Gb device @ Tcase less than or equal to 85 C the distributed refresh pattern would have one REFRESH command per 3.9 us; the burst refresh pattern would have an average of one refresh command per 0.52 us followed by ~ 30 ms without any REFRESH command.






Figure 4.29 — NOT-Allowable Transition from Repetitive Burst Refresh with Subsequent Refresh Pause to Regular, Distributed Refresh Pattern

NOTE 1 Only ~2048 REFRESH commands (<R!!) in the indicated tREFW win-




Figure 4.30 — Recommended Self-refresh entry and exit in conjunction with a Burst/Pause Refresh patterns





Figure 4.31 — All Bank Refresh Operation



NOTE 1 In the beginning of this example, the REFpb bank is pointing to Bank 0.

NOTE 2 Operations to other banks than the bank being refreshed are allowed during the trefcpb period.

Figure 4.32 — Per Bank Refresh Operation



4.10 Self Refresh operation

The Self Refresh command can be used to retain data in the LPDDR2 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the LPDDR2 SDRAM retains data without external clocking. The LPDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW, CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock.

CKE must be HIGH during the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.

LPDDR2 devices can operate in Self Refresh in both the Standard or Extended Temperature Ranges. LPDDR2- SX devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperatures and higher at high temperatures. See "LPDDR2 IDD Specification Parameters and Operating Conditions" for details.

Once the LPDDR2 SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, power supply pins (VDD1, VDD2, and VDD2) must be at valid levels. VDDQ may be turned off during Self-Refresh. Prior to exiting Self-Refresh, VDDQ must be within specified limits. VrefDQ and VrefCA may be at any level within minimum and maximum levels (see "Absolute Maximum DC Ratings"). However prior to exiting Self-Refresh, VrefDQ and VrefCA must be within specified limits (see "Recommended DC Operating Conditions"). The SDRAM initiates a minimum of one all-bank refresh command internally within tCKESR period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the LPDDR2 SDRAM must remain in Self Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of 2 tCK prior to the positive clock edge that registers CKE HIGH. Once Self Refresh Exit is registered, a delay of at least tXSR must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period tXSR for proper operation except for self refresh re-entry. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval tXSR.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one Refresh command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh.

For LPDDR2 SDRAM, the maximum duration in power-down mode is only limited by the refresh requirements outlined in section "LPDDR2 SDRAM Refresh Requirements", since no refresh operations are performed in power-down mode




Figure 4.33 — Self-Refresh Operation

NOTE 1 Input clock frequency may be changed or stopped during self-refresh, provided that upon exiting self-refresh, a minimum of 2 clocks of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

NOTE 2 Device must be in the "All banks idle" state prior to entering Self Refresh mode.

NOTE 3 txsR begins at the rising edge of the clock after CKE is driven HIGH.

NOTE 4 A valid command may be issued only after tXSR is satisfied. NOPs shall be issued during tXSR.



4.10.1 Partial Array Self-Refresh: Bank Masking

LPDDR2-S4 SDRAM has 4 or 8 banks. For LPDDR2-S4 devices, 64Mb to 512Mb LPDDR2 SDRAM has 4 banks, while 1Gb and higher density has 8. Each bank of LPDDR2 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits accessible via MRW command is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see Mode Register 16.

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to the entire bank is blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, "unmasked". When a bank mask bit is unmasked, a refresh to a bank is determined by the programmed status of segment mask bits, which is decribed in the following chapter.

4.10.2 Partial Array Self-Refresh: Segment Masking

Segment masking scheme may be used in lieu of or in combination with bank masking scheme in LPDDR2-S4 SDRAM. The number of segments differ by the density and the setting of each segment mask bit is applied across all the banks. For segment masking bit assignments, see Mode Register 17.

For those refresh-enabled banks, a refresh operation to the address range which is represented by a segment is blocked when the mask bit to this segment is programmed, "masked". Programming of segment mask bits is similar to the one of bank mask bits. LPDDR2 SDRAM whose density is 64Mb, 128Mb, 256Mb, or 512Mb does not support segment masking. Only bank masking scheme is available. For 1Gb and larger densities, 8 segments are used as listed in Mode Register 17. One mode register unit is used for the programming of segment mask bits up to 8 bits. One more mode register unit may be reserved for future use. These 2 mode register units are noted as "not used" for low-density LPDDR2-S4 SDRAM and a programming of mask bits has no effect on the device operation.



Table 11 - Example of Bank and Segment Masking use in LPDDR2-S4 devices

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
segment 0	0		M						М
segment 1	0		М						М
segment 2	1	М	М	М	М	М	М	М	М
segment 3	0		M						М
segment 4	0		М						М
segment 5	0		M						М
segment 6	0		М						М
segment 7	1	М	М	М	М	М	М	М	М

NOTE 1 This table illustrates an example of an 8-bank LPDDR2-S4 device, when a refresh operation to bank 1 and bank 7, as well as segment 7 are masked.



4.11 Mode Register Read Command

The Mode Register Read command is used to read configuration and status data from mode registers.

The Mode Register Read (MRR) command is initiated by having CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r- CA4r}. The mode register contents are available on the first data beat of DQ0-DQ7, RL * tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Mode Register Read Command is issued. Subsequent data beats contain valid, but undefined content, except in the case of the DQ Calibration function DQC, where subsequent data beats contain valid content as described in "DQ Calibration". All DQS, DQS# shall be toggled for the duration of the Mode Register Read burst.

The MRR command has a burst length of four. The Mode Register Read operation (consisting of the MRR command and the corresponding data traffic) shall not be interrupted. The MRR command period (tMRR) is 2 clock cycles. Mode Register Reads to reserved and write-only registers shall return valid, but undefined content on all data beats and DQS, DQS# shall be toggled




Figure 4.34 — Mode Register Read timing example: RL = 3, tMRR = 2

- NOTE 1 Mode Register Read has a burst length of four.
- NOTE 2 Mode Register Read operation shall not be interrupted.
- NOTE 3 Mode Register data is valid only on DQ[0-7] on the first beat. Subsequent beats contain valid, but undefined data. DQ[8-max] contain valid, but undefined data for the duration of the MRR burst.
- NOTE 4 The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period.
- NOTE 5 Mode Register Reads to DQ Calibration registers MR32 and MR40 are described in the section on DQ Calibration.
- NOTE 6 Minimum Mode Register Read to write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 WL clock cycles.
- NOTE 7 Minimum Mode Register Read to Mode Register Write latency is RL + RU(tDQSCKmax/tCK) + 4/2 + 1 clock cycles.

The MRR command shall not be issued earlier than BL/2 clock cycles after a prior Read command and WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles after a prior Write command, because read-bursts and write-bursts shall not be truncated by MRR. Note that if a read or write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated burst should be used as "BL".






Figure 4.35 — Read to MRR timing example: RL = 3, tMRR = 2

NOTE 1: The minimum number of clocks from the burst read command to the Mode Register Read command is BL/2.

NOTE 2: The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed during this period.




Figure 4.36 — Burst Write Followed by MRR: RL = 3, WL = 1, BL = 4

NOTE 1 The minimum number of clock cycles from the burst write command to the Mode Register Read command is [WL + 1 + BL/2 + RU(tWTR/tCK)].

NOTE 2 The Mode Register Read Command period is tMRR. No command (other than Nop) is allowed duringthis period.

4.11.1 Temperature Sensor

LPDDR2 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate (SDRAM), determine whether AC timing de-rating is required in the Extended Temperature Range (SDRAM), and/or monitor the operating temperature (SDRAM). Either the temperature sensor or the device TOPER (See "Operating Temperature Range") may be used to determine whether operating temperature requirements are being met.

LPDDR2 devices shall monitor device temperature and update MR4 according to tTSI. Upon exiting self-refresh or power-down, the device temperature status bits shall be no older than tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the TOPER specification (See "Operating Temperature Range") that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 850 C when MR4[2:0] equals 011B.

To assure proper operation using the temperature sensor, applications should consider the following factors:

TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest



over a range of 2°C.

ReadInterval is the time period between MR4 reads from the system.

TempSensorInterval (tTSI) is maximum delay between internal updates of MR4.

SysRespDelay is the maximum time between a read of MR4 and the response by the system.

LPDDR2 devices shall allow for a 2°C temperature margin between the point at which the device temperature enters the Extended Temperature Range and point at which the controller re-configures the system accordingly. In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

 $TempGradient \times (ReadInterval + tTSI + SysRespDelay) \le 2C$

Symbol Parameter Max/Min Value Unit **Notes** °C/s System Temperature Gradient **TempGradient** MAX System Dependent MR4 Read Interval ReadInterval MAX System Dependent ms Temperature Sensor Interval tTSI MAX 32 ms MAX System Response Delay SysRespDelay System Dependent ms MAX $^{\circ}$ C Device Temperature Margin TempMargin

Table 12 — Temperature Sensor

For example, if TempGradient is 10°C/s and the SysRespDelay is 1 ms:

$$\frac{10C}{s} \times (ReadInterval + 32ms + 1ms) \le 2C$$

In this case, ReadInterval shall be no greater than 167 ms.




Figure 4.37 — Temp Sensor Timing

4.11.2 DQ Calibration

LPDDR2 feature a DQ Calibration function that outputs one of two predefined system timing calibration patterns. A Mode Register Read to MR32 (Pattern "A") or MR40 (Pattern "B") will return the specified pattern on DQ[0] for x8 devices, DQ[0] and DQ[8] for x16 devices, and DQ[0], DQ[8], DQ[16], and DQ[24] for x32 devices. For x8 devices, DQ[7:1] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst. For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst.

For LPDDR2 devices, MRR DQ Calibration commands may only occur in the Idle state



Table 13 — Data Calibration Pattern Description

	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3
Pattern "A"(MR32)	1	0	1	0
Pattern "B"(MR40)	0	0	1	1




Figure 4.38 — MR32 and MR40 DQ Calibration timing example: RL = 3, tMRR = 2

NOTE 1 Mode Register Read has a burst length of four.

NOTE 2 Mode Register Read operation shall not be interrupted.

NOTE 3 Mode Register Reads to MR32 and MR40 drive valid data on DQ[0] during the entire burst. For x16

devices, DQ[8] shall drive the same information as DQ[0] during the burst. For x32 devices, DQ[8], DQ[16], and DQ[24] shall drive the same information as DQ[0] during the burst.

NOTE 4 For x8 devices, DQ[7:1] may optionally drive the same information as DQ[0] or they may drive 0b during the burst. For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or they may drive 0b during the burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or they may drive 0b during the burst.

NOTE 5 The Mode Register Command period is tMRR. No command (other than Nop) is allowed during this period



4.12 Mode Register Write Command

The Mode Register Write command is used to write configuration data to mode registers.

The Mode Register Write (MRW) command is initiated by having CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r-CA4r}. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by tMRW. Mode Register Writes to read-only registers shall have no impact on the functionality of the device.




Figure 4.39 — Mode Register Write timing example: RL = 3, tMRW = 5

NOTE 1 The Mode Register Write Command period is tMRW. No command (other than Nop) is allowed during this period. NOTE 2 At time Ty, the device is in the idle state.

4.12.1 Mode Register Write

For LPDDR2 devices, the MRW may only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in the idle precharge state is to issue a Precharge-All command.

4.12.2 Mode Register Write Reset (MRW Reset)

Any MRW command issued to MRW63 initiates an MRW Reset. The MRW Reset command brings the device to the Device Auto-Initialization (Resetting) State in the Power-On Initialization sequence. The MRW Reset command may be issued from the Idle state for LPDDR2 devices. This command resets all Mode Registers to their default values.. No commands other than NOP may be issued to the LPDDR2 device during the MRW Reset period (tINIT4). After MRW Reset, boot timings must be observed until the device initialization sequence is complete and the device is in the Idle state. Array data for LPDDR2 devices are undefined after the MRW Reset command.

For the timing diagram related to MRW Reset.

4.12.3 Mode Register Write ZQ Calibration Command

The MRW command is also used to initiate the ZQ Calibration command. The ZQ Calibration command is used to calibrate the LPDDR2 ouput drivers (RON) over process, temperature, and voltage. LPDDR2-S4 devices support ZQ Calibration.

There are four ZQ Calibration commands and related timings, tZQINIT, tZQRESET, tZQCL, and tZQCS. tZQINIT corresponds to the initialization calibration, tZQRESET for resetting ZQ setting to default, tZQCL is for long calibration, and tZQCS is for short calibration. See Mode Register 10 for description on the command codes for the different ZQ Calibration commands.

The Initialization ZQ Calibration (ZQINIT) shall be performed for LPDDR2-S4 devices. This Initialization Calibration achieves a RON accuracy of \pm 15%. After initialization, the ZQ Long Calibration may be used to re-calibrate the system to a RON accuracy of \pm 15%. A ZQ Short Calibration may be used periodically to compensate for temperature and voltage drift in the system.

The ZQReset Command resets the RON calibration to a default accuracy of \pm -30% across process, voltage, and temperature. This command is used to ensure RON accuracy to \pm -30% when ZQCS and ZQCL are not used.

One ZQCS command can effectively correct a minimum of 1.5% (ZQCorrection) of RON impedance error within tZQCS for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity'. The appropriate interval between ZQCS commands can be determined from these tables One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the LPDDR2 is subject to in the application, is illustrated. The interval could be defined by the following formula:

 $\frac{ZQCorrection}{(TSens \times Tdriftrate + (VSens \times Vdriftrate)}$

where TSens = max(dRONdT) and VSens = max(dRONdV) define the LPDDR2 temperature and voltage sensitivities. For example, if TSens = 0.75% / oC, VSens = 0.20% / mV, Tdriftrate = 1 oC / sec and

Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as



$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

For LPDDR2-S4 devices, a ZQ Calibration command may only be issued when the device is in Idle state with all banks precharged.

No other activities can be performed on the LPDDR2 data bus during the calibration period (tZQINIT, tZQCL, tZQCS). The quiet time on the LPDDR2 data bus helps to accurately calibrate RON. There is no required quiet time after the ZQ Reset command. If multiple devices share a single ZQ Resistor, only one device may be calibrating at any given time. After calibration is achieved, the LPDDR2 device shall disable the ZQ ball's current consumption path to reduce power.

In systems that share the ZQ resistor between devices, the controller must not allow overlap of tZQINIT, tZQCS, or tZQCL between the devices. ZQ Reset overlap is allowed. If the ZQ resistor is absent from the system, ZQ shall be connected permanently to VDD2. In this case, the LPDDR2 device shall ignore ZQ calibration commands and the device will use the default calibration settings (See "Output Driver DC Electrical Characteristics without ZQ Calibration")




Figure 4.40 — ZQ Calibration Initialization timing example

NOTE 1: The ZQ Calibration Initialization period is tZQINIT. No command (other than Nop) is allowed during this period.

NOTE 2: CKE must be continuously registered HIGH during the calibration period.

NOTE 3: All devices connected to the DQ bus should be high impedance during the calibration process.




Figure 4.41 — ZQ Calibration Short timing example

NOTE 1: The ZQ Calibration Short period is tZQCS. No command (other than Nop) is allowed during this period.

NOTE 2: CKE must be continuously registered HIGH during the calibration period.

NOTE 3: All devices connected to the DQ bus should be high impedance during the calibration process.




Figure 4.42 — ZQ Calibration Long timing example



NOTE 1 The ZQ Calibration Long period is tZQCL. No command (other than Nop) is allowed during this period.

NOTE 2 CKE must be continuously registered HIGH during the calibration period.

NOTE 3 All devices connected to the DQ bus should be high impedance during the calibration process.




Figure 4.43 — ZQ Calibration Reset timing example

NOTE 1 The ZQ Calibration Reset period is tZQRESET. No command (other than Nop) is allowed during this peri

NOTE 2 CKE must be continuously registered HIGH during the calibration period.

NOTE 3 All devices connected to the DQ bus should be high impedance during the calibration process.

4.12.3.1 ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ Calibration function, a 240 Ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each LPDDR2 device or one resistor can be shared between multiple LPDDR2 devices if the ZQ calibration timings for each LPDDR2 device do not overlap. The total capacitive loading on the ZQ pin must be limited (See "Input/output capacitance").



4.13 Power-down

For LPDDR2 SDRAM, power-down is synchronously entered when CKE is registered LOW and CS# HIGH at the rising edge of clock. CKE must be registered HIGH in the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. CKE is allowed to go LOW while any of other operations such as row activation, preactive, precharge, autoprecharge, or refresh is in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in the following pages with details for entry into power down.

For LPDDR2 SDRAM, if power-down occurs when all banks are idle, this mode is referred to as idle power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK, CK#, and CKE. In power-down mode, CKE must be maintained LOW while all other input signals are "Don't Care". CKE LOW must be maintained until tCKE has been satisfied. VREF must be maintained at a valid level during power down.

VDDQ may be turned off during power down. If VDDQ is turned off, then VREFDQ must also be turned off. Prior to exiting power down, both VDDQ and VREFDQ must be within their respective min/max operating ranges (See "Recommended DC Operating Conditions").

For LPDDR2 SDRAM, the maximum duration in power-down mode is only limited by the refresh requirements outlined in section "LPDDR2 SDRAM Refresh Requirements", as no refresh operations are performed in power-down mode.

The power-down state is exited when CKE is registered HIGH. The controller shall drive CS# HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP after CKE goes HIGH. Power-down exit latency is defined in the timing parameter table of this standard.




Figure 4.44 — Basic power down entry and exit timing diagram

NOTE 1 Input clock frequency may be changed or the input clock stopped during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.




Figure 4.45 — Example of CKE intensive environment




Figure 4.46 — REF to REF timing with CKE intensive environment for LPDDR2 SDRAM



NOTE 1 The pattern shown above can repeat over a long period of time. With this pattern, LPDDR2 SDRAM guarantees all AC and DC timing & voltage specifications with temperature and voltage drift




Figure 4.47 — Read to power-down entry

NOTE 1 CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 clock cycles after the clock on which the Read command is registered.

NOTE 2 CKE must be held HIGH until the end of the burst operation.






Figure 4.48 — Read with autoprecharge to power-down entry

NOTE 1 CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK)+ BL/2 + 1 clock cycles after the clock on which the Read command is registered.

- NOTE 2. CKE must be held HIGH until the end of the burst operation.
- NOTE 3. BL/2 with tRTP = 7.5ns and tRAS (MIN) is satisfied.
- NOTE 4. Start internal PRECHARGE.






Figure 4.49 — Write to power-down entry

NOTE 1 CKE may be registered LOW WL + 1 + BL/2 + RU(tWR/tCK) clock cycles after the clock on which the Write command is registered.






Figure 4.50 — Write with autoprecharge to power-down entry

NOTE 1 CKE may be registered LOW WL + 1 + BL/2 + RU(tWR/tCK) + 1 clock cycles after the Write command is registered.






Figure 4.51 — Refresh command to power-down entry

NOTE 1 CKE may go LOW tIHCKE after the clock on which the Refresh command is registered.




Figure 4.52 — Activate command to power-down entry

NOTE 1 CKE may go LOW tIHCKE after the clock on which the Activate command is registered.




Figure 4.53 — Preactive/Precharge/Precharge-all command to power-down entry

NOTE 1 CKE may go LOW tIHCKE after the clock on which the Preactive/Precharge/Precharge-All command is registered.




Figure 4.54 — Mode Register Read to power-down entry

NOTE 1 CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK) + 4/2 + 1 clock cycles after the clock on which the Mode Register Read command is registered.

NOTE 2 Mode Register Read operation starts with a MRR command and CKE should be kept HIGH until the end of burst operation






Figure 4.55 — MRW command to power-down entry

NOTE 1 CKE may be registered LOW tMRW after the clock on which the Mode Register Write command is registered



4.14 Deep Power-Down

Deep Power-Down is entered when CKE is registered LOW with CS# LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress.

All banks must be in idle state with no activity on the data bus prior to entering the Deep Power Down mode. During Deep Power-Down, CKE must be held LOW.

In Deep Power-Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled within the SDRAM. All power supplies must be within specified limits prior to exiting Deep Power-Down. VrefDQ and VrefCA may be at any level within minimum and maximum levels (See "Absolute Maximum DC Ratings"). However prior to exiting Deep Power-Down, Vref must be within specified limits (See "Recommended DC Operating Conditions").

The contents of the SDRAM may be lost upon entry into Deep Power-Down mode.

The Deep Power-Down state is exited when CKE is registered HIGH, while meeting tISCKE with a stable clock input. The SDRAM must be fully re-initialized as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence




Figure 4.56 — Deep power down entry and exit timing diagram

NOTE 1 Initialization sequence may start at any time after Tc.

NOTE 2 tINIT3, and Tc refer to timings in the LPDDR2 initialization sequence. For more detail, see 3.4.

NOTE 3 Input clock frequency may be changed or the input clock stopped during deep power-down, provided that upon exiting deep power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

4.15 Input clock stop and frequency change

LPDDR2 devices support input clock frequency change during CKE LOW under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh Requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate, Preactive, or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (tRCD, tRP) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR2 devices support clock stop during CKE LOW under the following conditions:

- CK is held LOW and CK# is held HIGH during clock stop;
- · Refresh Requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Preactive, or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (tRCD, tRP) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of 2 clock cycles prior to CKE going HIGH.

LPDDR2 devices support input clock frequency change during CKE HIGH under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh Requirements apply during clock frequency change;
- Any Activate, Read, Write, Preactive, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (tRCD, tWR, tRP, tMRW, tMRR, etc.) have been met prior to changing the frequency;
- CS# shall be held HIGH during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR2 device is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK + tXP.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc.

These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR2 devices support clock stop during CKE HIGH under the following conditions:

- CK is held LOW and CK# is held HIGH during clock stop;
- CS# shall be held HIGH during clock clock stop;
- Refresh Requirements apply during clock stop;
- · During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, Preactive, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tRP, tMRW, tMRR, etc.) have been met prior to stopping the clock;
- The LPDDR2 device is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK + tXP.



4.16 No Operation command

The purpose of the No Operation command (NOP) is to prevent the LPDDR2 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command may be issued at clock cycle N. A NOP command has two possible encodings:

- 1. CS# HIGH at the clock rising edge N.
- 2. CS# LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.



4.17 Truth tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

Table 14 — Command Truth Table

SDRAM	СК	E												СК									
Command	CK(n-1)	CK(n)	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	EDGE									
MENA				L	L	L	L	MA0	MA1	MA2	МАЗ	MA4	MA5										
MRW	Н	Н	L	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	\neg									
MDD				L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5										
MRR	Н	Н	L	MA6	MA7)	X				—									
Refresh				L	L	Н	L)	X												
(per bank)*10	Н	Н	L					:	X					7									
Refresh	Н	Н	_	L	L	Н	Н)	X												
(all bank)	П		L					:	X														
Enter	Н		_	L	L	Н				Х													
self Refresh	П	L	L					;	X														
Activate	Н	Н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	BA2										
(bank)	П	П	L	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	ightharpoonup									
Write	н н			11	- 1			ш	Н	н	ш	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
(bank)	11	11	_	AP ³	С3	C4	C5	C6	C7	C8	С9	C10	C11	—									
Read	Н	Н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2										
(bank)	11	11	_	AP ³	С3	C4	C5	C6	C7	C8	С9	C10	C11	—									
Precharge	Н	Н	L	Н	Н	L	Н	AB		X	BA0	BA1	BA2										
(bank)	''	,,,							Х					—									
BST	Н	н	L	Н	Н	L	L)	X												
	''	,,,	_						X					\neg									
Enter Deep power	Н	L	L	Н	Н	L				Х													
Down	''	_	_						X					—									
NOP	Н	н	L	Н	Н	Н				Х													
			_						X					T _									
Maintain PD, SREF,	L	L	Н	Н	Н	Н				Х													
DPD (NOP)	_	_							X					—									
NOP	Н	н	Н						X														
									X					→									
Maintain PD, SREF,	L	L	Н						X														
DPD (NOP)	_	_							X					→									
Enter	Н	L	Н	x																			
Power Down		_							X					□									
Exit PD, SREF,	L	н	Н						X														
DPD DPD	_		' "					2	X					□									

Notes to Table 14

NOTE 1 All LPDDR2 commands are defined by states of CS#, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.

NOTE 2 For LPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.

NOTE 3 AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.



- NOTE 4 "X" means "H or L (but a defined logic level)"
- NOTE 5 Self refresh exit and Deep Power Down exit are asynchronous.
- NOTE 6 VREF must be between 0 and VDDQ during Self Refresh and Deep Power Down operation.
- NOTE 7 CAxr refers to command/address bit "x" on the rising edge of clock. NOTE 8 CAxf refers to command/address bit "x" on the falling edge of clock.
- NOTE 9 CS# and CKE are sampled at the rising edge of clock.
- NOTE 10 Per Bank Refresh is only allowed in devices with 8 banks.
- NOTE 11 The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.
- NOTE 12 AB "high"during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.



4.18 LPDDR2-SDRAM Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the Banks.

Table 15 - CKE Table

Device Current State *3	CKE _{n-1} *1	CKE _n *1	CS# ^{*2}	Command n*4	Operation n*4	Device Next State	Notes
Active Power	L	L	Х	Х	Maintain active Power Down	Active Power Down	
Down	L	Н	Н	NOP	Exit Active Power Down	Active	6,9
Idle Power Down	L	L	X	X	Maintain Idle Power Down	Idle Power Down	
	L	Н	Н	NOP	Exit Idle Power Down	ldle	6,9
Resetting Power	L	L	Х	Х	Maintain Resetting Power Down	Resetting Power Down	
Down	L	Н	Н	NOP	Exit Resetting Power Down	Idle or Resetting	6,9,12
Deep Power	L	L	X	X	Maintain Deep Power Down	Deep Power Down	
Down	L	Н	Н	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	Χ	X	Maintain Self Refresh	Self Refresh	
Sell hellesil	L	Н	Н	NOP	Exit Self Refresh	ldle	7,10
Bank(s) Active	Н	L	Н	NOP	Enter Active Power Down	Active Power Down	
	Н	L	Н	NOP	Enter Idle Power Down	Idle Power Down	
All Banks Idle	Н	L	لــ	Enter Self- refresh	Enter Self Refresh	Self Refresh	
	Н	L	L	Deep power down	Enter Deep Power Down	Deep Power Down	
Resetting	Н	L	Н	NOP	Enter Resetting Power Down	Resetting Power Down	
	Н	Н	F	Refer to the Comma	and Truth Table		

- NOTE 1 "CKEn" is the logic state of CKE at clock rising edge n; "CKEn-1" was the state of CKE at the previous clock edge.
- NOTE 2 "CS#" is the logic state of CS# at the clock rising edge n;
- NOTE 3 "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
- NOTE 4 "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- NOTE 5 All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- NOTE 6 Power Down exit time (tXP) should elapse before a command other than NOP is issued.
- NOTE 7 Self-Refresh exit time (tXSR) should elapse before a command other than NOP is issued.
- NOTE 8 The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
- NOTE 9 The clock must toggle at least twice during the tXP period.
- NOTE 10 The clock must toggle at least twice during the tXSR time.
- NOTE 11 'X' means 'Don't care'.
- NOTE 12 Upon exiting Resetting Power Down, the device will return to the Idle state if tINIT5 has expired

Table 16 — Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current State	
	Active	Select and activate row	Active	
	Refresh(Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh(All Bank)	Begin to refresh	Refreshing (All Bank)	7
Idle	MRW	Load value to Mode Register	MR Writing	7
	MRR	Read Value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	7,8
	Precharge	Deactivate row in bank or banks	Precharging	9,15
	Read	Select Column, and start read burst	Reading	
	Write	Select Column, and start write burst	Writing	
Row Active	MRR	Read Value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9



Reading Write	Read	Select Column, and start new read burst	Reading	10,11
	Write	Select Column, and start write burst	Writing	10,11,12
	BST	Read burst terminate	Active	13
Write	Write	Select Column, and start write burst	Writing	10,11
Writing	Read	Select Column, and start read burst	Reading	10,11,14
	BST	Write burst terminate	Active	13
Power on	Reset	Begin Device Auto-Initialization	Resetting	7,9
Resetting	MRR	Read Value from Mode Register	Resetting MR Reading	

NOTE 1 The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Power Down.

NOTE 2 All states and sequences not shown are illegal or reserved.

NOTE 3 Current State Definitions:

- Idle: The bank or banks have been precharged, and tRP has been met.
- Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.
- Reading: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- Writing: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

NOTE 4 The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and Table 16, and according to Table 17.

- Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.
- Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
- Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.

NOTE 5 The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.

- Refreshing (Per Bank): starts with registration of an Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
- Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.
- Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
- Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.
- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
- MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

NOTE 6 Bank-specific; requires that the bank is idle and no bursts are in progress.

NOTE 7 Not bank-specific; requires that all banks are idle and no bursts are in progress.

NOTE 8 Not bank-specific reset command is achieved through Mode Register Write command.

NOTE 9 This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.

NOTE 10 A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.

NOTE 11 The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.

NOTE 12 A Write command may be applied after the completion of the Read burst; otherwise, a BST must be used to end the Read prior to asserting a Write command.

NOTE 13 Not bank-specific. Burst Terminate (BST) command affects the most recent read/write burst started by the most recent Read/Write command, regardless of bank.

NOTE 14 A Read command may be applied after the completion of the Write burst; otherwise, a BST must be used to end the Write prior to asserting a Read command.

NOTE 15 If a Precharge command is issued to a bank in the Idle state, tRP shall still apply

Table 17 — Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	Notes
Any	NOP	Continue previous operation	Current State of Bank m	
ldle	Any	Any command allowed to Bank m	-	18
	Active	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8
Row Activating,	Precharge	Deactivate row in bank or banks	Precharging	9
Active, or Precharging	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10,11,13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
	Read	Select column, and start read burst from Bank m	Reading	8
Reading	Write	Select column, and start write burst to Bank m	Writing	8, 14
(Autoprecharge disabled)	Activate	Select and activate row in Bank m	Active	
alcasica)	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8,16
Writing	Write	Select column, and start write burst to Bank m	Writing	8
(Autoprecharge disabled)	Activate	Select and activate row in Bank m	Active	
aleasiea)	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8,15
Reading with	Write	Select column, and start write burst to Bank m	Writing	8,14,15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8,15,16
Writing with	Write	Select column, and start write burst to Bank m	Writing	8,15
Autoprecharge	Activate	Select and activate row in Bank m	Active	
Ī	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-Initialization	Resetting	12,17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

NOTE 1 The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.

NOTE 2 All states and sequences not shown are illegal or reserved.

NOTE 3 Current State Definitions:

- Idle: the bank has been precharged, and tRP has been met.
- Active: a row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
- Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

NOTE 4 Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.

NOTE 5 A Burst Terminate (BST) command cannot be issued to another bank; it applies to the bank represented by the current state only.

NOTE 6 The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

- Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
- Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.
- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
- MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

NOTE 7 tRRD must be met between Activate command to Bank n and a subsequent Activate command to Bank m.

NOTE 8 Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.

NOTE 9 This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.

NOTE 10 MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when tRCD is met.)

NOTE 11 MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when tRP is met.

NOTE 12 Not bank-specific; requires that all banks are idle and no bursts are in progress.

NOTE 13 The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon tRCD and tRP respectively.

NOTE 14 A Write command may be applied after the completion of the Read burst, otherwise a BST must be issued to end the Read prior to



asserting a Write command.

NOTE 15 Read with auto precharge enabled or a Write with auto precharge enabled may be followed by any valid command to other banks provided that the timing restrictions in Table 9 are followed.

NOTE 16 A Read command may be applied after the completion of the Write burst; otherwise, a BST must be issued to end the Write prior to asserting a Read command.

NOTE 17 Reset command is achieved through Mode Register Write command.

NOTE 18 BST is allowed only if a Read or Write burst is ongoing.



4.19 Data Mask Truth Table

Table 18 provides the data mask truth table.

Table 18 — DM truth table

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	Н	X	1

NOTE 1 Used to mask write data, provided coincident with the corresponding data



5. Absolute Maximum Ratings

5.1 Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 19 — Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Unit	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.3	V	2
VDD2 supply voltage relative to VSS/ VSSCA	VDD2	-0.4	1.6	V	2
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.6	V	2,3
voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.6	V	
storage Temperature	TSTG	-55	125	$^{\circ}$ C	5

NOTE 1 Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

NOTE 2 See "Power-Ramp" section for relationships between power supplies.

NOTE 3 VREFDQ ≤ 0.6 x VDDQ; however, VREFDQ may be \geq VDDQ provided that VREFDQ ≤ 300 mV.

NOTE 4 VREFCA ≤ 0.6 x VDD2; however, VREFCA may be ≥ VDD2provided that VREFCA ≤ 300mV.

NOTE 5 Storage Temperature is the case surface temperature on the center/top side of the LPDDR2 device.

For the measurement conditions, please refer to JESD51-2 standard.



6. AC & DC Operating Conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

6.1 Recommended DC Operating Conditions

Table 20 — Recommended LPDDR2-S4 DC Operating Conditions

Cumbal	LPDDR2-S4B			DRAM	Unit
Symbol	Min	Тур	Max	Dhaw	Offic
VDD1	1.70	1.80	1.95	Core Power1	V
VDD2	1.14	1.20	1.30	Core Power2 Input Buffer Power	V
VDDQ	1.14	1.20	1.30	I/O Buffer Power	V

NOTE 1 VDD1 uses significantly less power than VDD2

6.2 Input Leakage Current

Table 21 — Input Leakage Current

Parameter / Condition	Symbol	min	Max	Unit	Notes
Input Leakage current					
For CA, CKE, CS#, CK, CK#	1.	2	0		0
Any input 0 ≤ VIN ≤ VDD2	IL.	-2	2	uA	2
(All other pins not under test =0V					
VREF supply leakage current					
VREFDQ = VDDQ/2 or VREFCA = VDD2/2	IVREF	-1	1	uA	1
(All other pins not under test =0V)					

NOTE 1 The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.

NOTE 2 Although DM is for input only, the DM leakage shall match the DQ and DQS/DQS# output leakage specification.

6.3 Operating Temperature Range

Table 22 — Operating Temperature Range

Parameter / Condition	Symbol	Min	Max	Unit
Standard	TOPER	-25	85	°C

NOTE 1 Operating Temperature is the case surface temperature on the center/top side of the LPDDR2 device. For the measurement conditions, please refer to JESD51-2 standard.

NOTE 2 Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



7. AC and DC Input Measurement Levels

7.1 AC and DC Logic Input Levels for Single-Ended Signals

7.1.1 AC and DC Input Levels for Single-Ended CA and CS# Signals

Table 23 — Single-Ended AC and DC Input Levels for CA and CS# Inputs

Symbol	Symbol Parameter		LPDDR2-800		
Syllibol			Max	Unit	Notes
V _{IHCA} (AC)	AC input logic high	Vref +0.220	Note 2	٧	1,2
V _{ILCA} (AC)	AC input logic low	Note 2	Vref - 0.220	٧	1,2
V _{IHCA} (DC)	DC input logic high	Vref + 0.130	VDD2	٧	1
VILCA(DC)	DC input logic low	VSSCA	Vref -0.130	V	1
V _{refCA} (DC)	Reference Voltage for CA and CS# inputs	0.49 * VDD2	0.51 * VDD2	V	3,4

NOTE 1 For CA and CS# input only pins $Vref = V_{refCA}(DC)$

7.1.2 AC and DC Input Levels for CKE

Table 24 — Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
VIHCKE	CKE INPUT HIGH LEVEL	0.8* VDD2	Note 1	V	1
VILCKE	CKE INPUT LOW LEVEL	Note 1	0.2 * VDD2	V	1

NOTE 1 See 8.5 Overshoot and Undershoot Specifications.

7.1.3 AC and DC Input Levels for Single-Ended Data Signals

Table 25 — Single-Ended AC and DC Input Levels for DQ and DM

Cumbal	Parameter	LPDDR2-1066	LPDDR2-1066 to LPDDR2-466		
Symbol	Parameter	Min	Max	Unit	Notes
V _{IHDQ} (AC)	AC input logic high	Vref +0.220	Note 2	٧	1,2
$V_{ILDQ}(AC)$	AC input logic low	Note 2	Vref - 0.220	٧	1,2
V _{IHDQ} (DC)	DC input logic high	Vref + 0.130	VDDQ	٧	1
$V_{ILDQ}(DC)$	DC input logic low	VSSQ	Vref -0.130	٧	1
V _{refDQ} (DC)	Reference Voltage for DQ , DM inputs	0.49 * VDDQ	0.51 * VDDQ	V	3,4

NOTE 1 For DQ input only pins Vref = VrefDQ(DC)

NOTE 2 See 8.5 Overshoot and Undershoot Specifications.

NOTE 3 The ac peak noise on VrefCA may not allow VrefCA to deviate from VrefCA(DC) by more than \pm 1% VDD2 (for reference : approx. \pm 12mV)

NOTE 4 For reference: approx. VDD2/2 ±12mV

NOTE 2 See 8.5 Overshoot and Undershoot Specifications.

NOTE 3 The ac peak noise on VrefDQ may not allow VrefDQ to deviate from VrefDQ(DC) by more than $\pm 1\%$ VDDQ (for reference : approx.

^{±12}mV)

NOTE 4 For reference : approx. VDDDQ/2 ± 12 mV



7.2 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages VRefCA and VRefDQ are illustrated in Figure 7.1. It shows a valid reference voltage VRef(t) as a function of time. (VRef stands for VRefCA and VRefDQ likewise). VDD stands for VDD2 for VRefCA and VDDQ for VRefDQ. VRef(DC) is the linear average of VRef(t) over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of VDDQ or VDD2 also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in Table 24. Furthermore VRef(t) may temporarily deviate from VRef(DC) by no more than +/- 1% VDD. Vref(t) cannot track noise on VDDQ or VDD2 if this would send Vref outside these specifications




Figure 7.1 — Illustration of VRef(DC) tolerance and VRef ac-noise limits

The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC) and VIL(DC) are dependent on VRef. "VRef" shall be understood as VRef(DC), as defined in Figure 7.1.

This clarifies that dc-variations of VRef affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. Devices will function correctly with appropriate timing deratings with VREF outside these specified levels so long as VREF is maintained between 0.44 x VDDQ (or VDD2) and 0.56 x VDDQ (or VDD2) and so long as the controller achieves the required single-ended AC and DC input levels from instantaneous VREF (see the Single-Ended AC and DC Input Levels for CA and CS# Inputs Table and Single-Ended AC and DC Input Levels for DQ and DM.) Therefore, system timing and voltage budgets need to account for VREF deviations outside of this range.

This also clarifies that the LPDDR2 setup/hold specification and derating values need to include time and voltage associated with VRef ac-noise. Timing and voltage effects due to ac-noise on VRef up to the specified limit (+/-1% of VDD) are included in LPDDR2 timings and their associated deratings.



7.3 Input Signal




Figure 7.2 — LPDDR2-466 to LPDDR2-1066 Input Signal

NOTE 1 Numbers reflect nominal values.

NOTE 2 For CA0-9, CK, CK#, and CS#, VDD stands for VDD2. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.

NOTE 3 For CA0-9, CK, CK#, and CS#, VSS stands for VSSCA. For DQ, DM, DQS, and DQS#, VSS stands for VSSQ.






Figure 7.3 — LPDDR2-200 to LPDDR2-400 Input Signal

NOTE 1 Numbers reflect nominal values

NOTE 2 For CA0-9, CK, CK#, and CS#, VDD stands for VDD2. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.

NOTE 3 For CA0-9, CK, CK#, and CS#, VSS stands for VSSCA. For DQ, DM, DQS, and DQS#, VSS stands for VSSQ.



7.4 AC and DC Logic Input Levels for Differential Signals 7.4.1 Differential signal definition




Figure 7.4 — Definition of differential ac-swing and "time above ac-level" tDVAC

7.4.2 Differential swing requirements for clock (CK - CK#) and strobe (DQS - DQS#) Table 26 — Differential AC and DC Input Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200			Notes
Syllibol	Farailletei	Min	Max	Min	Max	Unit	Notes
V _{IHdiff} (DC)	Differential input high	2 x (VIH(DC)- Vref)	Note 3	2 x (VIH(DC)- Vref)	Note 3	٧	1
V _{ILdiff} (DC)	Differential input low	Note 3	2 x (VIL(DC)- Vref)	Note 3	2 x (VIL(DC)- Vref)	٧	1
V _{IHdiff} (AC)	Differential input high ac	2 x (VIH(AC)- Vref)	Note 3	2 x (VIH(AC)- Vref)	Note 3	٧	2
V _{ILdiff} (AC)	Differential input low ac	Note 3	2 x (VIL(AC)- Vref)	Note 3	2 x (VIL(AC)- Vref)	٧	2

NOTE 1 Used to define a differential signal slew-rate. For CK - CK# use VIH/VIL(dc) of CA and VREFCA; for DQS - DQS#, use VIH/VIL(dc) of DQs and VREFDQ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

NOTE 2 For CK - CK# use VIH/VIL(ac) of CA and VREFCA; for DQS - DQS#, use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here

NOTE 3 These values are not defined, however the single-ended signals CK, CK#, DQS, and DQS# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Overshoot and Undershoot Specifications"

NOTE 4 For CK and CK#, Vref = VrefCA(DC). For DQS and DQS#, Vref = VrefDQ(DC).



Table 27 — Allowed time before ring back (tDVAC) for CK - CK# and DQS - DQS#

	tDVAC [ps]	tDVAC [ps]
Slew Rate [V/ns]	@ VIH/Ldiff(ac) =440mV	@ VIH/Ldiff(ac) =600mV
	Min	Min
>4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
<1.0	150	0

7.4.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, CK#, or DQS#) has also to comply with certain requirements for single-ended signals.

CK and CK# shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle.

DQS, DQS# shall meet VSEH(ac)min / VSEL(ac)max in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.




Figure 7.5 — Single-ended requirement for differential signals.

Note that while CA and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to VDDQ/2 for DQS, DQS# and VDD2/2 for CK, CK#; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSEL(AC)max, VSEH(AC)min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The Single-ended requirements for CK, CK#, DQS, and DQS# are found in tables 23 and Single-ended AC and DC Input Levels for DQ and DM in tables 25, respectively.

Table 28 — Single-ended levels for CK, DQS, CK#, DQS#

Cumbal	Parameter	LPDDI	Unit	Notes	
Symbol	Parameter	Min	Max	Unit	Notes
VCELI(AC)	Single-ended high-level for strobes	(VDDQ/2) +0.220	Note 3	V	1,2
VSEH(AC)	Single-ended high-level for CK, CK#	(VDD2/2) +0.220	Note 3	V	1,2
VCEL (AC)	Single-ended low-level for strobes	Note 3	(VDDQ/2) - 0.220	V	1,2
VSEL(AC)	Single-ended low-level for CK, CK#	Note 3	(VDD2/2) - 0.220	V	1,2

NOTE 1 For CK, CK# use VSEH/VSEL(AC) of CA; for strobes (DQS0, DQS0#, DQS1#, DQS1#, DQS2#, DQS3#, DQS3#) use VIH/VIL(AC) of DQs.

NOTE 2 VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VSEH(AC)/VSEL(AC) for CA is based on VREFCA; if a reduced ac-high or aclow level is used for a signal group, then the reduced level applies also here

NOTE 3 These values are not defined, however the single-ended signals CK, CK#, DQS0, DQS0#, DQS1#, DQS2#, DQS2#, DQS3, DQS3# need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.

Refer to Overshoot and Undershoot Specifications"



7.5 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, CK# and DQS, DQS#) must meet the requirements in Table 28. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.




Figure 7.6 — Vix Definition

Table 29 — Cross point voltage for differential input signals (CK, DQS)

Cumbal	Davamatar	LPDDF	Hait	Notes		
Symbol	Parameter	Min	Max	Unit	notes	
VIXCA	Differential Input Cross Point Voltage relative to VDD2/2 for CK, CK#	-120	120	mV	1,2	
V _{IXDQ}	Differential Input Cross Point Voltage relative to VDDQ/2 for DQS, DQS#	-120	120	mV	1,2	

NOTE 1 The typical value of VIX(AC) is expected to be about $0.5 \times \text{VDD}$ of the transmitting device, and VIX(AC) is expected to track variations in VDD. VIX(AC) indicates the voltage at which differential input signals must cross. NOTE 2 For CK and CK#, Vref = VrefCA(DC). For DQS and DQS#, Vref = VrefDQ(DC).



7.6 Slew Rate Definitions for Single-Ended Input Signals

See "CA and CS# Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals. See "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.

7.7 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured as shown in Table 30 and Figure 7.7.

Table 30 — Differential Input Slew Rate Definition

Dogovintion	Measured		Defined by				
Description	from	to	Defined by				
Differential input slew rate for rising edge	VILdiffmax VIHdiffmin		VILdiffmax VIHdiffmi		VII different VIII diffe		[VIHdiffmin - VILdiffmax] / DeltaTRdiff
(CK - CK# and DQS - DQS#)	VILGIIIIIAX	V Indilifilifi					
Differential input slew rate for falling edge	V	V/	[Variance Variance 1 / DoltoTEdiff				
(CK - CK# and DQS - DQS#)	VIHdiffmin	VILdiffmax	[V _{IHdiffmin} - V _{ILdiffmax}] / DeltaTFdiff				

NOTE 1 The differential signal (i.e. CK - CK# and DQS - DQS#) must be linear between these thresholds




Figure 7.7 — Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#



8. AC and DC Output Measurement Levels

8.1 Single Ended AC and DC Output Levels

Table 31 shows the output levels used for measurements of single ended signals.

Table 31 — Single-ended AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Unit	Notes	
$V_{OH(DC)}$	DC output high measurement level (for IV curve linearity)		0.9 x VDDQ	V	1
$V_{OL(DC)}$	DC output low measurement level (for IV curve linearity)	0.1 x VDDQ	V	2	
V _{OH(AC)}	AC output high measurement level (for output slew rate)	VREFDQ + 0.12	V		
V _{OL(AC)}	AC output low measurement level (for output slew rate)	VREFDQ - 0.12	V		
1	Output Leakage Current (DQ, DM, DQS, DQS#)	Min	-5	uA	
l _{OZ}	DQS are disabled ; 0V ≤ VOUT ≤ VDDQ	Max	5	uA	
MMpupp	Delta RON between pull-up and pull-down for DQ/DM		-15	%	
IVIIVIPOPD			15	%	

NOTE 1 IOH = -0.1mA. NOTE 2 IOL = 0.1mA

8.2 Differential AC and DC Output Levels

Table 32 shows the output levels used for measurements of diffential signals (DQS, DQS#).

Table 32 — Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200	Unit	Notes
V _{OHdiff(DC)}	AC differential output high measurement level (for output SR)	+0.20 x VDDQ	V	1
V _{OLdiff(DC)}	AC differential output low measurement level (for output SR)	-0.20 x VDDQ	V	2

NOTE 1 IOH = -0.1mA. NOTE 2 IOL = 0.1mA



8.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between Vol(AC) and Voh(AC) for single ended signals as shown in Table 33 and Figure 8.1.

Table 33 — Single-ended Output Slew Rate Definition

Description	Meas	ured	Defined by
Description		to	Defined by
Single-ended output slew rate for rising edge	V _{OL(AC)}	V _{OH(AC)}	[V _{OH(AC)} - V _{OL(AC)}] / DeltaTRse
Single-ended output slew rate for falling edge	V _{OH(AC)}	V _{OL(AC)}	[V _{OH(AC)} - V _{OL(AC)}] / DeltaTFse




Figure 8.1 — Single Ended Output Slew Rate Definition

Table 34 — Output Slew Rate (single-ended)

Parameter	Symbol	LPDI	Units	
i didilicioi	Cyllibol	Min	Max	Onits
Single-ended Output Slew Rate (RON = $40\Omega \pm 30\%$)	SRQse	1.5	3.5	V/ns
Single-ended Output Slew Rate (RON = $60\Omega \pm 30\%$)	SRQse	1.0	2.5	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	

Description

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

NOTE 1 Measured with output reference load.

NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

NOTE 3 The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).

NOTE 4 Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.



8.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 35 and Figure 8.2

Table 35 — Differential Output Slew Rate Definition

Description		Measured		Defined by
	Description	from	to	Defined by
	Differential output slew rate to rising edge	$V_{OLdiff(AC)}$	$V_{\text{OHdiff(AC)}}$	[V _{OHdiff(AC)} - V _{OLdiff(AC)}] / Delta TRdiff
	Differential output slew rate to falling edge	V _{OHdiff(AC)}	$V_{OLdiff(AC)}$	[VoHdiff(AC) - VoLdiff(AC)] / Delta TFdiff

NOTE 1 Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 8.2 — Differential Output Slew Rate Definition



Table 36 — Differential Output Slew Rate

Parameter	Symbol	LPDDR2-1066	Units	
T didiliotoi	Cymbol	Min	Max	Oiiito
Differential Output Slew Rate (RON = $40\Omega \pm 30\%$)	SRQse	3.0	7.0	V/ns
Differential Output Slew Rate (RON = $60\Omega \pm 30\%$)	SRQse	2.0	5.0	V/ns

Description

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

NOTE 1 Measured with output reference load.

NOTE 2 The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).

NOTE 3 Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.



8.5 Overshoot and Undershoot Specifications

Table 37 — AC Overshoot/Undershoot Specification

Parameter		LPDDR2-800	Units
Maximum peak amplitude allowed for overshoot area.	Max	0.35	V
(See Figure 8.3)		0.00	-
Maximum peak amplitude allowed for undershoot area	Max	0.35	V
(See Figure 8.3)	iviax	0.55	V
Maximum area above VDD.	Max	0.20	V-ns
(See Figure 8.3)	IVIAX	0.20	V-115
Maximum area below VSS.	Max	0.20	V-ns
(See Figure 8.3)	iviax	0.20	v-ns

(CA0-9, CS#, CKE, CK, CK#, DQ, DQS, DQS#, DM)

NOTE 1 For CA0-9, CK, CK#, CS#, and CKE, VDD stands for VDD2. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.

NOTE 2 For CA0-9, CK, CK#, CS#, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and DQS#, VSS stands for VSSQ.

NOTE 3 Values are referenced from actual VDDQ, VDD2, VSSQ and VSSCA levels.




Figure 8.3 — Overshoot and Undershoot Definition

NOTE 1 For CA0-9, CK, CK#, CS#, and CKE, VDD stands for VDD2. For DQ, DM, DQS, and DQS#, VDD stands for VDDQ.

NOTE 2 For CA0-9, CK, CK#, CS#, and CKE, VSS stands for VSSCA. For DQ, DM, DQS, and DQS#, VSS stands for VSSQ.

NOTE 3 Maximum peak amplitude values are referenced from actual VDD and VSS values.

NOTE 4 Maximum area values are referenced from maximum operating VDD and VSS values.



8.6 Output buffer characteristics

8.6.1 HSUL 12 Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 8.4 — HSUL_12 Driver Output Reference Load for Timing and Slew Rate

NOTE 1: All output timing parameter values (like tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.



8.7 RONPU and RONPD Resistor Definition

$$RONPU = \frac{(VDDQ - Vout)}{ABS(Iout)}$$

NOTE 1: This is under the condition that RONPD is turned off

$$RONPD = \frac{Vout}{ABS(Iout)}$$

NOTE 1: This is under the condition that RONPU is turned off

Chip in Drive Mode




Figure 8.5 — Output Driver: Definition of Voltages and Currents



8.7.1 RONPU and RONPD Characteristics with ZQ Calibration

Output driver impedance RON is defined by the value of the external reference resistor RZQ. Nominal RZQ is 240 \Omega.

Table 38 — Output Driver DC Electrical Characteristics with ZQ Calibration

RON _{NOM}	Resistor	Vout	Min	Nom	Max	Unit	Notes
24.2.0	RON34PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
34.3 Ω	RON34PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/7	1,2,3,4
40.0	RON40PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
40.0 Ω	RON40PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/6	1,2,3,4
48.0.0	RON48PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
48.0 Ω	RON48PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/5	1,2,3,4
60.0 Ω	RON60PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
60.0 12	RON60PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/4	1,2,3,4
80.0	RON80PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
80.0 Ω	RON80PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/3	1,2,3,4
120.0 Ω	RON120PD	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
(Optional)	RON120PU	0.5 x VDDQ	0.85	1.00	1.15	RZQ/2	1,2,3,4
Mismatch between Pull-up and Pull-down	MM _{PUPD}		-15.00		15.00	%	1,2,3,4,5

NOTE 1 Across entire operating temperature range, after calibration.

NOTE 2 RZQ = 240.

NOTE 3 The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

NOTE 4 Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ.

NOTE 5 Measurement definition for mismatch between pull-up and pull-down, MMPUPD: Measure RONPU and RONPD, both at 0.5 x VDDQ:

$$MMPUPD = \frac{RONPU - RONPD}{RONNOM} \times 100$$

For example, with MMPUPD(max) = 15% and RONPD = 0.85, RONPU must be less than 1.0.

8.7.2 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

Table 39 — Output Driver Sensitivity Definition

Resistor	Vout	Min	Max	Unit	Notes
RONPD	0.5 x		11E - (-IDON-IT IAVI) - (-IDON-IVIAVI)	0/	12
RONPU	VDDQ	85 - $(dRONdT \times \Delta V)$ - $(dRONdV \times \Delta V)$	$115 + (dRONdT \times \Delta V) + (dRONdV \times \Delta V)$	%	1,2

NOTE 1 $\Delta T = T - T(@ \text{ calibration}), \ \Delta V = V - V(@ \text{ calibration})$

NOTE 2 dRONdT and dRONdV are not subject to production test but are verified by design and characterization.

Table 40 — Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit	Notes
dRONdT	RON Temperature Sensitivity	0.00	0.75	%/ ℃	
dRONdV	RON Voltage Sensitivity	0.00	0.75	%/ mV	



8.7.3 RONPU and RONPD Characteristics without ZQ Calibration

Output driver impedance RON is defined by design and characterization as default setting.

Table 41 — Output Driver DC Electrical Characteristics without ZQ Calibration

RONnom	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3 Ω	RON34PD	0.5 x VDDQ	24.0	34.3	44.6	Ω	1
34.3 12	RON34PU	0.5 x VDDQ	24.0	34.3	44.6	Ω	1
40.0.0	RON40PD	0.5 x VDDQ	28.0	40.0	52.0	Ω	1
40.0 Ω	RON40PU	0.5 x VDDQ	28.0	40.0	52.0	Ω	1
48.0 Ω	RON48PD	0.5 x VDDQ	33.6	48.0	62.4	Ω	1
46.0 12	RON48PU	0.5 x VDDQ	33.6	48.0	62.4	Ω	1
60.0	RON60PD	0.5 x VDDQ	42.0	60.0	78.0	Ω	1
60.0 Ω	RON60PU	0.5 x VDDQ	42.0	60.0	78.0	Ω	1
80.0	RON80PD	0.5 x VDDQ	56.0	80.0	104.0	Ω	1
80.0 Ω	RON80PU	0.5 x VDDQ	26.0	80.0	104.0	Ω	1
120.0 Ω	RON120PD	0.5 x VDDQ	84.0	120.0	156.0	Ω	1
(Optional)	RON120PU	0.5 x VDDQ	84.0	120.0	156.0	Ω	1

NOTE 1 Across entire operating temperature range, without calibration.



8.7.4 RZQ I-V Curve

Table 42 — RZQ I-V Curve

	RON = 240 Ω (RZQ)											
		Pull -	Down		Pull -Up							
	C	urrent [mA]	/ RON [Ohm	s]	С	urrent [mA]	/ RON [Ohm	s]				
Voltage [V]		t value QReset	With Calibration			t value QReset	With Calibration					
	Min	Max	Min	Max	Min	Max	Min	Max				
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]				
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00				
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26				
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53				
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78				
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04				
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29				
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53				
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79				
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03				
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26				
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49				
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72				
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94				
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15				
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36				
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55				
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74				
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91				
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05				
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23				
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33				
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44				
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52				
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59				
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65				






Figure 8.6 — RON = 240 Ohms

IV Curve after ZQReset




Figure 8.7 — RON = 240 Ohms

IV Curve after calibration



9. Input/Output Capacitance

9.1 Input/Output Capacitance

Table 43 — Input/output capacitance

Parameter	Symbol		LPDDR2	Units	Notes
Input capacitance,	CCK	Min	1.00	pF	1,2
CK and CK#	CCK	Max	3.00	pF	1,2
Input capacitance delta,	CDCK	Min	0.00	pF	1,2,3
CK and CK#	CDCK	Max	0.20	pF	1,2,3
Input capacitance,	CI	Min	1.00	pF	1,2,4
All other input -only pins	CI	Max	3.00	pF	1,2,4
Input capacitance delta,	CDI	Min	-0.50	pF	1,2,5
All other input -only pins	CDI	Max	0.50	pF	1,2,5
Input/output capacitance,	CIO	Min	1.25	pF	1,2,6,7
DQ, DM, DQS, DQS#	CIO	Max	3.50	pF	1,2,6,7
Input/output capacitance delta,	CDDQS	Min	0.00	pF	1,2,7,8
DQS, DQS#	CDDQS	Max	0.25	pF	1,2,7,8
Input/output capacitance delta,	CDIO	Min	-0.50	pF	1,2,7,9
DQ, DM	CDIO	Max	0.50	pF	1,2,7,9
lanut/output conscitance 70 nin	070	Min	0.00	pF	1,2
Input/output capacitance ZQ pin	CZQ	Max	3.50	pF	1,2

(TOPER; VDDQ = 1.14-1.3V; VDD2 = 1.14-1.3V; VDD1 = 1.7-1.95V, VDD2 = 1.14-1.3V)

- NOTE 1. This parameter applies to die device only (does not include package capacitance).
- NOTE 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSCA, VSSQ applied and all other pins floating.
- NOTE 3. Absolute value of CCK CCK#.
- NOTE 4. CI applies to CS#, CKE, CA0-CA9.
- NOTE 5. CDI = CI 0.5 * (CCK + CCK#)
- NOTE 6. DM loading matches DQ and DQS.
- NOTE 7. MR3 I/O configuration DS OP3-OP0 = 0001B (34.3 Ohm typical)
- NOTE 8. Absolute value of CDQS and CDQS#.
- NOTE 9. CDIO = CIO 0.5 * (CDQS + CDQS#) in byte-lane.



10. IDD Specification Parameters and Test Conditions

10.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables:

LOW: VIN VIL(DC) MAX HIGH: VIN VIH(DC) MIN

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 44 and Table 45.

Table 44 — Definition of Switching for CA Input Signals

	Switching for CA											
	CK (RISING) / CK# (FALLING)	CK (FALLING) / CK# (RISING)										
Cycle	N	l	N+	-1	N+	-2	N+	3				
CS#	HIG	θH	HIG	ЭH	HIG	iΗ	HIG	ìΗ				
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				

NOTE 1. CS# must always be driven HIGH.

NOTE 2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.

NOTE 3. The above pattern (N, N+1, N+2, N+3...) is used continuously during IDD measurement for IDD values that require SWITCHING on the CA bus.

Table 45 — Definition of Switching for IDD4R

Clock	CKE	CS#	Clock Cycle Number	Command	CA0 - CA2	CA3-CA9	ALL DQ
Rising	HIGH	LOW	N	Read_Rising	HLH	LHLHLHL	L
Falling	HIGH	LOW	N	Read_Falling	LLL	LLLLLL	L
Rising	HIGH	HIGH	N+1	NOP	LLL	LLLLLL	Н
Falling	HIGH	HIGH	N+1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N+2	Read_Rising	HLH	HLHLLHL	I
Falling	HIGH	LOW	N+2	Read_Falling	HHH	НННННН	Η
Rising	HIGH	HIGH	N+3	NOP	HHH	НННННН	Н
Falling	HIGH	HIGH	N+3	NOP	HLH	LHLHLHL	L

NOTE 1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

NOTE 2. The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4R.

Table 46 — Definition of Switching for IDD4W

Clock	CKE	CS#	Clock Cycle Number	Command	CA0 - CA2	CA3-CA9	ALL DQ
Rising	HIGH	LOW	N	Write_Rising	HLH	LHLHLHL	L
Falling	HIGH	LOW	N	Write_Falling	LLL	LLLLLL	L
Rising	HIGH	HIGH	N+1	NOP	LLL	LLLLLL	Н
Falling	HIGH	HIGH	N+1	NOP	HLH	HLHLLHL	L
Rising	HIGH	LOW	N+2	Write_Rising	HLL	HLHLLHL	Н
Falling	HIGH	LOW	N+2	Write_Falling	HHH	НННННН	Н
Rising	HIGH	HIGH	N+3	NOP	HHH	НННННН	Н
Falling	HIGH	HIGH	N+3	NOP	HLH	LHLHLHL	Ĺ

NOTE 1. Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

NOTE 2. Data masking (DM) must always be driven LOW.

NOTE 3. The above pattern (N, N+1...) is used continuously during IDD measurement for IDD4W.



10.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire extended temperature range.

Table 47 — LPDDR2 IDD Specification Parameters and Operating Conditions (2Gb 2stack)

Parameter / Condition	Sym	bol	Power	400 MHz	533MHz	Units	Notes
Operating one bank active-precharge current			Supply	X32	X32		
(SDRAM):	IDD	01	VDD1	20	20	mA	3
$t_{CK} = t_{CK(avg)min}; t_{RC} = t_{RCmin};$	IDD	02	VDD2	70	70	mA	3
CKE is HIGH;							
CS# is HIGH between valid commands;	IDD0 _{IN}		VDDQ	0.1	0.1	mA	3,4
CA bus inputs are SWITCHING;	1220III		125Q	0.1	0.1	11111	0,4
Data bus inputs are STABLE	2505			0.0	0.0		
Idle power-down standby current:	IDD2P ₁	85℃	VDD1	0.8	0.8	mA	3
tck = tck(avg)min;		105℃		1.0	1.0		
CKE is LOW;	IDD2P ₂	85℃	VDD2	2	2	mA	3
CS# is HIGH;		105°C		2.4	2.4		
All banks/RBs idle;	IDD2P _{IN}	85℃	VDDQ	0.1	0.1	mA	3,4
CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDDZI IN	105℃	VDDQ	0.1	0.1	IIIA	0,4
Idle power-down standby current with clock stop:		85℃		0.8	0.8	_	_
CK =LOW, CK# =HIGH;	IDD2PS₁	105°C	VDD1	1.0	1.0	mA	3
CKE is LOW;		85℃		2	2		
·	IDD2PS ₂		VDD2	2.4	2.4	mA	3
CS# is HIGH;		105°C					
All banks/RBs idle; CA bus inputs are SWITCHING;	IDD2PS _{IN}	85℃	VDDQ	0.1	0.1	mA	3,4
Data bus inputs are STABLE	IBBZI GIN	105℃	VDDQ	0.1	0.1	1117.	0,4
Idle non power-down standby current: tck = tck(avg)min;	IDD2N₁		VDD1	2	2	mA	3
CKE is HIGH;	IDD2	·No	VDD2	26	30	mA	3
CS# is HIGH; All banks/RBs idle;	1552	JZ1N2			- 00		<u> </u>
CA bus inputs are SWITCHING;	IDD2	N _{IN}	VDDQ	0.1	0.1	mA	3,4
Data bus inputs are STABLE							
Idle non power-down standby current with clock	IDD2f	NS ₁	VDD1	2	2	mA	3
stop: CK =LOW, CK# =HIGH;	IDD2t	VIC.	VDD2	14	16	mA	3
CKE is HIGH;	IDDZI	NO ₂	V D D Z	14	10	IIIA	3
CS# is HIGH; All banks/RBs idle;							
CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N	NS _{IN}	VDDQ	0.1	0.1	mA	3,4
Data bus inputs are STABLE		1					
Active power-down standby current:	IDD3P₁	85°C	VDD1	4	4	mA	3
$t_{CK} = t_{CK(avg)min}$;		105℃		6	6		
CKE is LOW; CS# is HIGH;	IDD3P ₂	85°C 105°C	VDD2	10	8 10	mA	3
One bank/RB active;		103 C		0.1	0.1		
CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P _{IN}	85℃	VDDQ			mA	3,4
·		105℃		0.1	0.1		
Active power-down standby current with clock	IDD3PS ₁	85℃	VDD1	4	4	mA	3
stop:		105℃		6	6		
CK=LOW, CK#=HIGH;	IDD3PS ₂	85℃ 105℃	VDD2	6 10	6 10	mA	3
CKE is LOW;							
CS# is HIGH;		85℃		0.1	0.1		_
One bank/RB active;	IDD3PS _{IN}		VDDQ	-	•	mA	3,4
CA bus inputs are STABLE; Data bus inputs are STABLE		105℃		0.1	0.1		
Data Dus iliputs ale STADEL	1			ı			



JSL24Gxx8WA-SU 4Gb LPDDR2(2Gb 2stack)

Parameter / Condition	Symbol	Power Supply	400MHz X32	533MHz X32	Units	Notes
Active non power-down standby current:	IDD3N₁	VDD1	4	4	mA	3
t _{CK} = t _{CK(avg)min} ; CKE is HIGH; CS# is HIGH;	IDD3N₂	VDD2	32	32	mA	3
One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N _{IN}	VDDQ	0.1	0.1	mA	3,4
Active non power-down standby current with clock stop:	IDD3NS ₁	VDD1	4	4	mA	3
CK=LOW, CK#=HIGH; CKE is HIGH; CS# is HIGH:	IDD3NS ₂	VDD2	18	22	mA	3
One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3NS _{IN}	VDDQ	0.1	0.1	mA	3,4
Operating burst read current: t _{CK} = t _{CK(avg)min} ; CS# is HIGH between valid commands;	IDD4R₁	VDD1	4	4	mA	3
One bank/RB active; BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4R ₂	VDD2	230	300	mA	3
Operating burst write current: t _{CK} = t _{CK(avg)min} ;	IDD4W₁	VDD1	4	4	mA	3
CS# is HIGH between valid commands; One bank/RB active; BL = 4; WL = WLmin;	IDD4W ₂	VDD2	230	300	mA	3
CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W _{IN}	VDDQ	15	15	mA	3,4
All Bank Refresh Burst current: t _{CK} = t _{CK(avo)min} ;	IDD5 ₁	VDD1	60	60	mA	3
CKE is HIĞH between valid commands; t _{RC} = t _{RFCabmin} ;	IDD5 ₂	VDD2	200	200	mA	3
Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5 _{IN}	VDDQ	0.1	0.1	mA	3,4
All Bank Refresh Average current: tck = tck(avojmin;	IDD5AB ₁	VDD1	4	4	mA	3
CKE is HIGH between valid commands; t _{RC} = t _{REFI} ;	IDD5AB ₂	VDD2	32	36	mA	3
CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5AB _{IN}	VDDQ	0.1	0.1	mA	3,4
Per Bank Refresh Average current:	IDD5PB ₁	VDD1	4	4	mA	1,3
t _{CK} = t _{CK(avg)min} ; CKE is HIGH between valid commands; t _{RC} = t _{REFI/8} ;	IDD5PB ₂	VDD2	36	36	mA	1,3
CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5PB _{IN}	VDDQ	0.1	0.1	mA	1,3,4
Self refresh current (Standard Temperature Range): CK=LOW, CK#=HIGH;	IDD6₁	VDD1	1.2	1.2	mA	2,3,8,9,10
CKE is LOW; CA bus inputs are STABLE;	IDD6 ₂	VDD2	5	5	mA	2,3,8,9,10
Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate;	IDD6 _{IN}	VDDQ	0.1	0.1	mA	2,3,4,8,9,10

Parameter / Condition	Symbo	ol	Power Supply	533 MHz X32	400 MHz X32	Units	Notes
Deep Power-Down current: CK=LOW, CK#=HIGH;	IDD8 ₁	85℃	VDD1	40	40	uA	3,11, 12
CKE is LOW; CA bus inputs are STABLE;	IDD82	85℃	VDD2	200	200	uA	3,11, 12
Data bus inputs are STABLE;	IDD8 _{IN}	85℃	VDDQ	200	200	uA	3,4, 11,12

- NOTE 1. Per Bank Refresh only applicable for LPDDR2-S4 devices of 1Gb or higher densities
- NOTE 2. This is the general definition that applies to full array Self Refresh. Refer to Table 48 for details of Partial Array Self Refresh IDD6 specification.
- NOTE 3. IDD values published are the maximum of the distribution of the arithmetic mean.
- NOTE 4. Measured currents is VDDQ.
- NOTE 5. To calculate total current consumption, the currents of all active operations must be considered.
- NOTE 6. Guaranteed by design with output load of 5pF and RON = 400hm.
- NOTE 7. IDD current specifications are tested after the device is properly initialized.
- NOTE 8. In addition, supplier data sheets may include additional Self Refresh IDD values for temperature subranges within the Standard or Extended Temperature Ranges.
- NOTE 9. 1x Self-Refresh Rate is the rate at which the LPDDR2-S4 device is refreshed internally during Self-Refresh before going into the Extended Temperature range.
- NOTE 10. IDD6 85°C is guaranteed.
- NOTE 11. IDD8 85°C is guaranteed.
- NOTE 12. DPD (Deep Power Down) is an optional feature, and it will be enabled upon request.

Please contact JSC for more information

Table 48 — IDD6 Partial Array Self-Refresh Current

Parameter			Power	LPD	DR2	11	
		Symbol	Supply	85℃	105℃	Unit	
		IDD61	VDD1	1.2	8.4		
	Full Array	IDD62	VDD2	5	17.6	mA	
	Allay	IDD6in	VDDQ	0.1	0.1		
		IDD61	VDD1	1	8		
IDD6 Partial Array Self Refresh Current	1/2 Array	1/2 Array	IDD62	VDD2	4	11.6	mA
(max)		IDD6in	VDDQ	0.1	0.1		
(max)		IDD61	VDD1	0.9	7.2		
	1/4 Array	1/4 Array	IDD62	VDD2	3.4	8	mA
		IDD6in	VDDQ	0.1	0.1		
		IDD61	VDD1	0.84	6.8		
	1/8 Array	IDD62	VDD2	3	7.2	mA	
		IDD6in	VDDQ	0.1	0.1		

- NOTE 1. IDD6 105°C is the maximum.
- NOTE 2. IDD6 85°C is guaranteed.
- NOTE 3. PASR (Partial Array Self Refresh) function will be supported upon request. Please contact JSC for more information.



11. Electrical Characteristics and AC Timing

11.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR2 device.

11.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left\{ \sum_{j=1}^{N} tCKj \right\} / N$$
where $N = 200$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

11.1.2 Definition for tck(abs)

tck(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tck(abs) is not subject to production test.

11.1.3 12.1.3 Definition for tcH(avg) and tcL(avg)

tcH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses

$$tCH(avg) = \left\{ \sum_{j=1}^{N} tCHj \right\} / (N \times tCK(avg))$$
where $N = 200$

tcL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left\{ \sum_{j=1}^{N} tCLj \right\} / (N \times tCK(avg))$$

$$where \qquad N = 200$$

11.1.4 Definition for tJIT(per)

tJIT(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

tJIT(per) = Min/max of {tCKi - tCK(avg) where i = 1 to 200}.

tJIT(per), act is the actual clock jitter for a given system.

tJIT(per), allowed is the specified allowed clock period jitter.

tJIT(per) is not subject to production test.

11.1.5 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $tJIT(cc) = Max of |\{tCKi +1 - tCKi\}|.$

tJIT(cc) defines the cycle to cycle jitter.

tJIT(cc) is not subject to production test.

11.1.6 6 Definition for tERR(nper)

tERR(nper) is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).

tERR(nper), act is the actual clock jitter over n cycles for a given system.

tERR(nper), allowed is the specified allowed clock period jitter over n cycles.

tERR(nper) is not subject to production test.

$$tERR(nper) = \left\{ \sum_{j=1}^{i+n-1} tCKj \right\} - n \times tCK(avg)$$





terr(nper), min can be calculated by the formula shown below:

 $tERR(nper), min = (1 + 0.68LN(n)) \times tJIT(per), min$

terr(nper), max can be calculated by the formula shown below:

 $\overrightarrow{tERR}(nper), max = (1 + 0.68LN(n)) \times tJIT(per), max$

Using these equations, $t_{ERR}(nper)$ tables can be generated for each $t_{JIT}(per)$, act value.



11.1.7 Definition for duty cycle jitter tJIT(duty)

tJIT(duty) is defined with absolute and average specification of tCH / tCL.

 $tJIT(duty), min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$

 $tJIT(duty), max = MAX((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$

11.1.8 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Table 49 — Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t _{CK} (abs)	tCK(avg),min + tJIT(per),min	ps
Absolute Clock HIGH Pulse Width	tcн (abs)	tCH(avg),min + tJIT(duty),min/ tCK(avg),min	tcк (avg)
Absolute Clock LOW Pulse Width	tcl (abs)	tCL(avg),min + tJIT(duty),min/ tCK(avg),min	tcк (avg)

NOTE 1 tCK(avg), min is expressed is ps for this table.

NOTE 2 tJIT(duty), min is a negative value.



11.2 Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 52 and how to determine cycle time de-rating and clock cycle de-rating.

11.2.1 Clock period jitter effects on core timing parameters (tRCD, tRP, tRTP, tWR, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR2 device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

11.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter (tCORE).

$$ClockTimeDerating = MAX \left\{ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

11.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)).

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE).

$$ClockCycleDerating = RU \left\{ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right) \right\} - tnPARAM - tERR(tnPARAM) - tERR(tnPAR$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

11.2.2 Clock jitter effects on Command/Address timing parameters (tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb)

These parameters are measured from a command/address signal (CKE, CS, CA0 - CA9) transition edge to its respective clock signal (CK/CK#) crossing. The spec values are not affected by the amount of clock jitter applied (i.e., tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.



11.2.3 12.2.3 Clock jitter effects on Read timing parameters

11.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 \left\{ \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)} \right\}$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500 ps, tJIT(per), act, min = -172 ps and tJIT(per), act, max = + 193 ps, then

tRPRE, min, derated = 0.9 - (tJIT(per), act, max - tJIT(per), allowed, max)/tCK(avg) = 0.9 - (193 - 100)/2500 = 0.8628 tCK(avg)

11.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0-31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

11.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

tQSH(abs)min = tCH(abs)min - 0.05

tQSL(abs)min = tCL(abs)min - 0.05

These parameters determine absolute Data-Valid window at the LPDDR2 device pin.

Absolute min data-valid window @ LPDDR2 device pin =

min {(tQSH(abs)min * tCK(avg)min - tDQSQmax - tQHSmax) , (tQSL(abs)min * tCK(avg)min - tDQSQmax - tQHSmax)}

This minimum data-valid window shall be met at the target frequency regardless of clock jitter.

11.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min.

tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min



11.2.4 Clock jitter effects on Write timing parameters

11.2.4.1 1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 -31) transition edge to its respective data strobe signal (DQSn, DQSn#: n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

11.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx, DQSx#) crossing to its respective clock signal (CK/CK#) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

11.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx, DQSx#) crossing to the subsequent clock signal (CK/CK#) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per, act, min) - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(min, derated) = 1.25 - \frac{tJIT(per, act, max) - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg)= 2500 ps, tJIT(per),act,min= -172 ps and tJIT(per),act,max= + 193 ps, then

 $tDQSS, (min, derated) = 0.75 - (tJIT(per), act, min - tJIT(per), allowed, min)/tCK(avg) = 0.75 - (-172 + 100)/2500 = 0.7788 \ tCK(avg)$

and

tDQSS,(max,derated) = 1.25 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 1.25 - (193 - 100)/2500 = 1.2128 tCK(avg)



11.3 Refresh Requirements

Table 50 —Refresh Requirement Parameters

Parameter		Symbol	4Gb (2Gb 2stack)	Unit
Number of Banks	i		8	
Refresh Window Tcase ≤ 85°C		t _{REFW}	32	ms
Refresh Window 85°C≤ Tcase ≤ 10		t _{REFW}	8	ms
Required number of REFRESH commands		R	8,192	
average time between REFRESH commands	REFab	t _{REFI}	3.9	us
(for reference only) Tcase ≤ 85°C	REFpb	tREFIpb	0.4875	us
Refresh Cycle time	e	tRFCab	130	ns
Per Bank Refresh Cycle	e time	t RFCpb	60	ns
Burst Refresh Window = 4	8 x trecab	trefbw	4.16	us



11.4 AC Timings Table 51 — AC Timing Table '6

Demonstra	0	min/					LPDDR	2			
Parameter	Symbol	max	min t _{CK}	1066	933	800	667	533	400	333	Unit
Max. Frequency*4		~		533	466	400	333	266	200	166	MHz
			Clo	ock Timin							
Average Clock Period	t _{ck} (avg)	min		1.875	2.15	2.5	3	3.75	5	6	ns
	-OK(9)	max					100				
Average high pulse width	t _{CH} (avg)	min					0.45				
		max					0.55				t _{ck} (avg
Average low pulse width	t _{CL} (avg)	min					0.45				
Absolute Clock Period	t (aba)	max				+ /0.40	0.55	(nor) mi			
Absolute clock HIGH pulse width	t _{CK} (abs)	min min				ı _{CK} (avy),min -/+ t 0.43	_{JIT} (per),mii	11		ps
(with allowed jitter)	t _{CH} (abs), allowed	max					0.43				
Absolute clock LOW pulse width	t _{CL} (abs),	min					0.43				t _{cκ} (aν
(with allowed jitter)	allowed	max					0.57				
Clock Period Jitter	t _{JIT} (per),	min		-90	-95	-100	-110	-120	-140	-150	
(with allowed jitter)	allowed	max		90	95	100	110	120	140	150	ps
Maximum Clock Jitter between two consecutive clock	t _{JIT} (cc),	max		180	190	200	220	240	280	300	ps
cycles (with allowed Jitter)	allowed			main //	t (= ==\)	! 4 (-:	(a) (a) (b) (b)	(alaa):	(a) (a) (a)	:\\ V	
Duty cycle Jitter (with allowed	t _{JIT} (duty),	min		min((t _{CH} (abs),i	mın-t _{CH} (av	g),min), (t t _{CK} (avg		n-t _{CL} (avg)	,min)) X	ps
Jitter)	allowed	max		max((t	_{СН} (abs),п	nax-t _{CH} (av	g),max), (t t _{CK} (avg		ax-t _{CL} (avg),max)) X	ps
	t _{ERR} (2per),	min		-132	-140	-147	-162	-177	-206	-221	
Cumulative errors across 2cycles	allowed	max		132	140	147	162	177	206	221	ps
2 1 1	t _{ERR} (3per),	min		-157	-166	-175	-192	-210	-245	-262	
umulative errors across 3cycles	allowed	max		157	166	175	192	210	245	262	ps
	t _{ERR} (4per),	min		-175	-185	-194	-214	-233	-272	-291	
Cumulative errors across 4cycles	allowed	max		175	185	194	214	233	272	291	ps
	t _{ERR} (5per),	min		-188	-199	-209	-230	-251	-293	-314	
Cumulative errors across 5cycles	ŀ										ps
	allowed	max		188	199	209	230	251	293	314	
Cumulative errors across 6cycles	t _{ERR} (6per),	min		-200	-211	-222	-244	-266	-311	-333	ps
	allowed	max		200	211	222	244	266	311	333	
Cumulativo orrara caraca Zavelea	t _{ERR} (7per),	min		-209	-221	-232	-256	-279	-325	-348	200
Cumulative errors across 7cycles	allowed	max		209	221	232	256	279	325	348	ps
	t _{ERR} (8per),	min		-217	-229	-241	-266	-290	-338	-362	
Cumulative errors across 8cycles	allowed	max		217	229	241	266	290	338	362	ps
	t _{ERR} (9per),	min		-224	-237	-249	-274	-299	-349	-374	
Cumulative errors across 9cycles	allowed	max		224	237	249	274	299	349	374	ps
Cumulative errors across	t _{ERR} (10per),	min		-231	-244	-257	-282	-308	-359	-385	
10cycles	allowed	max		231	244	257	282	308	359	385	ps
Cumulative errors across	t _{ERR} (11per),	min		-237	-250	-263	-289	-316	-368	-395	
11cycles	allowed	max		237	250	263	289	316	368	395	ps
Cumulative errors across	t _{ERR} (12per),	min		-242	-256	-269	-296	-323	-377	-403	200
12cycles	allowed	max		242	256	269	296	323	377	403	ps
Cumulative errors across	t _{ERR} (nper),	min					= (1+0.681				ps
n= 13, 14, 49, 50cycles	allowed	max		tERR(r	nper),allo	wed,max	= (1+0.681	n(n)) X tJI	T(per),allo	wed,max	μs



							LPDDF	R2			
Parameter	Symbol	min/max	min t _{CK}	1066	933	800	667	533	400	333	Unit
			ZQ Calib	ration Pa	rameters	S					
Initialization Calibration Time	t _{ZQINIT}	min					1				us
Long Calibration Time	tzqcL	min	6				360				
Short Calibration Time	tzacs	min	6				90				ns
Calibration Reset Time	t _{ZQRESET}	min	3				50				=
			Read I	Paramete	rs*11,*12						
DQS output access time from CK		min					2500				
/CK#	t _{DQSCK}	max					5500				
DQSCK Delta Short*15	t _{DQSCKDS}	max		330	380	450	540	670	900	1080	=
DQSCK Delta Medium*16	t _{DQSCKDM}	max		680	780	900	1050	1350	1800	1900	ps
DQSCK Delta Long*17	t _{DQSCKDL}	max		920	1050	1200	1400	1800	2400	-	
DQS - DQ skew	t _{DQSQ}	max		200	220	240	280	340	400	500	
Data hold skew factor	t _{QHS}	max		230	260	280	340	400	480	600	
DQS Output High pulse width	t _{QSH}	min					tCH(abs)-	0.05			
DQS Output Low pulse width	t _{QSL}	min					tCL(abs)-	0.05			t _{CK} (avg)
Data Half period	t _{QHP}	min					min(t _{QSH} ,t	asl)			
DQ/DQS output hold time from DQS	t _{QH}	min					t _{QHP} -t _{QH}	lS			ps
Read preamble*13	t _{RPRE}	min					0.9				t (0)(a)
Read postamble*14	t _{RPST}	min					t _{CL(abs)} -0.	05			t _{CK} (avg)
DQS low-Z from clock	t _{LZ(DQS)}	min					t _{DQSCK(MIN)}	-300			
DQ low-Z from clock	t _{LZ(DQ)}	min				t _{DQSC}	_(ΜΙΝ) -(1.4)	(t _{QHS(MAX)})			
DQS high-Z from clock $t_{HZ(DQS)}$ max $t_{DQSCK(MAX)}$ -100				ps _							
DQ high-Z from clock $t_{HZ(DQ)}$ max $t_{DQSCK(MAX)} + (1.4 \text{ X } t_{DQSQ(MAX)})$											



Dt.	0						LPDDR	2			11!4
Parameter	Symbol	min/max	min t _{CK}	1066	933	800	667	533	400	333	Unit
			١	Nrite Para	meters*11						
DQ and DM input hold time (V _{REF} based)	t _{DH}	min		210	235	270	350	430	480	600	200
DQ and DM input setup time (V _{REF} based)	t _{DS}	min		210	235	270	350	430	480	600	ps
DQ and DM input pulse width	t _{DIPW}	min					0.35				tCK(avg)
Write command to first		min				+CI/(=+=)					
DQS latching transition	t _{DQSS}	max			tCK(avg)						
DQS input high-level width	t _{DQSH}	min					0.4				tCK(avg)
DQS input low-level width	t _{DQSL}	min					0.4				tCK(avg)
DQS falling edge to CK setup time	t _{DSS}	min					0.2				tCK(avg)
DQS falling edge hold time from CK	t _{DSH}	min					0.2				tCK(avg)
Write postamble	t _{wpst}	min					0.4				tCK(avg)
Write preamble	t _{wpre}	min					0.35				tCK(avg)

D	O		LPDDR2							1111	
Parameter	Symbol	min/max	min t _{CK}	1066	933	800	667	533	400	333	Unit
			CI	KE Input p	arameter	s					
CKE min. pulse width (high and low pulse width)	t _{CKE}	min	3				3				tCK(avg)
CKE input setup time	t _{ISCKE} *2	min					0.25				tCK(avg)
CKE input hold time	t _{IHCKE} *3	min					0.25				tCK(avg)
			Command	Address	Input Para	ameters *1	l				
Address and control input setup time (Vref based)	t _{IS} *1	min		220	250	290	370	460	600	740	ps
Address and control input hold time (Vref based)	t _{IH} *1	min		220	250	290	370	460	600	740	ps
Address and control input pulse width	t_{IPW}	min		0.40							tCK(avg)
	Boot Parameters (10MHz - 55MHz) *5 *7 *8										
Clock Cycle Time		max		100							
Clock Cycle Time	t _{CKb}	min	-				18				ns
CKE Input Setup Time	t _{ISCKEb}	min	-				2.5				ns
CKE Input Hold Time	tiHCKEb	min	-				2.5				ps
Address & Control Input Setup Time	t _{ISb}	min	•				1150				ps
Address & Control Input Hold Time	t _{IHb}	min	-				1150				ps
DQS Output Data Access		min					2				-
Time from CK_t/CK_c	t _{DQSCKb}	max	-				10.0				ns
Data Strobe Edge to Ouput Data Edge	t _{DQSQb}	max	-				1.2				ns
Data Hold Skew Factor	t _{QHSb}	max	- 1.2					ns			
			Mod	e Registe	r Paramet	ers					
MODE REGISTER Write command period	t _{MRW}	min	5	5 5						tCK(avg)	
Mode Register Read command period	t _{MRR}	min	2	2 2							tCK(avg)



				LPDDR2								
Parameter	Symbol	min/max	min t _{CK}	1066	933	800	667	533	400	333	Unit	
			LPDDR2 S	DRAM Co	re Param	eters *9						
Read Latency	RL	min	3	8	7	6	5	4	3	3	tCK(avg)	
Write Latency	WL	min	1	4	4	3	2	2	1	1	tCK(avg)	
ACTIVE to ACTIVE command period	t _{RC}	min			t _r t _R	_{RAS} +t _{RPab} (V _{AS} +t _{RPpb} (V	vith all-bar vith per-ba	nk Precha ank Precha	rge) arge)		ns	
CKE min. pulse width during Self-Refresh (low pulse width during Self- Refresh)	t _{CKESR}	min	3				15				ns	
Self refresh exit to next valid command delay	t _{XSR}	min	2				t _{RFCab} +1	0			ns	
Exit power down to next valid command delay	t _{XP}	min	2		7.5							
LPDDR2-S4 CAS to CAS delay	t _{CCD}	min	2				2				tCK(avg)	
LPDDR2-S2 CAS to CAS delay	t _{CCD}	min	1				1				tCK(avg)	
Internal Read to Precharge command delay	t _{RTP}	min	2				7.5				ns	
,		Fast	3				15				ns	
RAS to CAS Delay	t _{RCD}	Тур	3		18							
		Slow	3				24				ns	
		Fast	3				15				ns	
Row Precharge Time (single bank)	t _{RPpb}	Тур	3				18				ns	
(omgio barity)		Slow	3				24				ns	
		Fast	3				15				ns	
Row Precharge Time (all banks)	t _{RPab} 4-bank	Тур	3				18				ns	
(all ballio)	1 Dank	Slow	3				24				ns	
		Fast	3				18				ns	
Row Precharge Time (all banks)	t _{RPab} 8-bank	Тур	3				21				ns	
(an barno)	o barne	Slow	3				27				ns	
David Active Times		min	3				42				ns	
Row Active Time	t _{RAS}	max	- 70						us			
Write Recovery Time	t _{WR}	min	3	15						ns		
Internal Write to Read Command Delay	t _{WTR}	min	2			7.5				10	ns	
Active bank A to Active bank B	t _{RRD}	min	2				10				ns	
Four Bank Activate Window*18	t _{FAW}	min	8			5	60			60	ns	
Minimum Deep Power Down Time	t _{DPD}	min					500			•	us	



D	0h - l		min t				LPDDR2				1121			
Parameter	Symbol	min/max	min t _{CK}	1066	933	800	667	533	400	333	Unit			
			LPDDR2 1	Temperature De-Rating										
tDQSCK De-Rating	t _{DQSCK} (Derated)	max		5620			6	000			ps			
	t _{RCD} (Derated)	min			t _{RCD} + 1.875									
	t _{RC} (Derated)	min					t _{RC} + 1.87	5			ns			
Core Timings Temperature De- Rating for SDRAM	t _{RAS} (Derated)	min				1	: _{RAS} + 1.87	5			ns			
	t _{RP} (Derated)	min					t _{RP} + 1.87	5			ns			
	t _{RRD} (Derated)	min		t _{RRD} + 1.875						ns				

- NOTE 1. Input set-up/hold time for signal(CA0 ~ 9, CS#)
- NOTE 2. CKE input setup time is measured from CKE reaching high/low voltage level to CK/CK# crossing.
- NOTE 3. CKE input hold time is measured from CK/CK# crossing to CKE reaching high/low voltage level .
- NOTE 4. Frequency values are for reference only. Clock cycle time (tCK) shall be used to determine device capabilities.
- NOTE 5. To guarantee device operation before the LPDDR2 device is configured a number of AC boot timing parameters are defined in the Table 51. Boot parameter symbols have the letter b appended, e.g., tCK during boot is tCKb.
- NOTE 6. Frequency values are for reference only. Clock cycle time (tCK or tCKb) shall be used to determine device capabilities.
- NOTE 7. The SDRAM will set some Mode register default values upon receiving a RESET (MRW) command as specified in 3.3.
- NOTE 8. The output skew parameters are measured with Ron default settings into the reference load.
- NOTE 9. The min tCK column applies only when tCK is greater than 6ns for LPDDR2. In this case, both min tCK values and analog timings (ns) shall be satisfied.
- NOTE 10. All AC timings assume an input slew rate of 1V/ns.
- NOTE 11. Read, Write, and Input Setup and Hold values are referenced to Vref.




Figure 11.1 — HSUL_12 Driver Output Reference Load for Timing and Slew Rate

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS-DQS#.

- NOTE 12. For low-to-high and high-to-low transitions, the timing reference will be at the point when the signal crosses VTT. tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure 11.1 shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- NOTE 13. Measured from the start driving of DQS DQS# to the start driving the first rising strobe edge.
- NOTE 14. Measured from the start driving the last falling strobe edge to the stop driving DQS DQS#.
- NOTE 15. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- NOTE 16. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 1.6us rolling window. tDQSCKDM is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- NOTE 17. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (within a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10C/s. Values do not include clock jitter.
- NOTE 18. tFAW is only applied in devices with 8 banks.



11.5 CA and CS# Setup, Hold and Derating

For all input signals (CA and CS#) the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 52) to the tIS and tIH derating value (see Table 53) respectively. Example: tIS (total setup time) = tIS(base) + tIS. Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIH(ac)min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of Vil(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(dc) to ac region', use nominal slew rate for derating value (see Figure 11.2). If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(dc) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 11.4).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vil(dc)max and the first crossing of VREF(dc). Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vih(dc)min and the first crossing of VREF(dc). If the actual signal is always later than the nominal slew rate line between shaded 'dc to VREF(dc) region', use nominal slew rate for derating value (see Figure 11.3). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(dc) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(dc) level is used for derating value (see Figure 11.5).

For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time tVAC (see Table 53).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac).

For slew rates in between the values listed in Table 53, the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization

Table 52 — CA and CS# Setup and Hold Base-Values for 1V/ns

unit [na]			LPDD	R2			votovonos
unit [ps]	1066 933 800 667		533	466	reference		
tIS(base)	0	0 30		0 150 240 30		300	VIH/L(ac) = VREF(dc) +/- 220mV
tIH(base)	90	120	160	240	330	390	V _{IH/L(ac)} = VREF(dc) +/- 130mV

unit [no]		LPD	DR2		vofovonos
unit [ps]	400	333	266	200	reference
tIS(base)	300	440	600	850	VIH/L(ac) = VREF(dc) +/- 300mV
tIH(base)	400	540	700	950	VIH/L(ac) = VREF(dc) +/- 200mV

NOTE 1 ac/dc referenced for 1V/ns CA and CS# slew rate and 2V/ns differential CK-CK# slew rate.



Table 53 — Derating values LPDDR2 tlS/tlH - ac/dc based AC220

	△tIS △IH derating in [ps] AC/DC based AC220 Threshold -> VIH(ac)=VREF(dc)+220mV, VIL(ac)=VREF(dc)-220mV DC130 Threshold -> VIH(dc)=VREF(dc)+130mV, VIL(dc)=VREF(dc)-130mV																
CK, CK# Differential Slew Rate 4.0 V/ns												V/ns					
	2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-
	1.5	74	43	73	43	73	43	89	59	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	-	-	-
CA, CS#	0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	-	-	-
Slew rate V/ns	8.0	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	-	-
V/IIS	0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78
	0.6	-	-	-	-	-	-	•	1	10	-3	26	13	42	33	58	65
	0.5	-	-	-	-	-	-	-	-	1	-	4	-4	20	16	36	48
	0.4													7	2	17	24

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

Table 54 — Required time tvAc above VIH(ac) {below VIL(ac)} for valid transition

•							
Slew Rate [V/ns]	t _{VAC} @ 22	20mV [ps]					
Siew Hate [V/H3]	min	max					
> 2.0	175	-					
2.0	170	-					
1.5	167	-					
1.0	163	-					
0.9	162	-					
0.8	161	-					
0.7	159	-					
0.6	155	-					
0.5	150	-					
< 0.5	150	_					






Figure 11.2 — Illustration of nominal slew rate and tvAC for setup time tis for CA and CS# with respect to clock.






Figure 11.3 — Illustration of nominal slew rate for hold time till for CA and CS# with respect to clock






Figure 11.4 — Illustration of tangent line for setup time tis for CA and CS# with respect to clock






Figure 11.5 — Illustration of tangent line for for hold time tIH for CA and CS# with respect to clock



11.6 Data Setup, Hold and Slew Rate Derating

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 55) to the tDS and tDH (see Table 56) derating value respectively. Example: tDS (total setup time) = tDS(base) + tDS.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIH(ac)min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(dc) and the first crossing of VIL(ac)max(see Figure 11.6). If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(dc) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 11.8).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of VREF(dc). Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of VREF(dc) (see Figure 11.7). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to VREF(dc) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(dc) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(dc) level is used for derating value (see Figure 11.9).

For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time tVAC (see Table 57).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac).

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

				•			
unit [ps]			LPD	DR2			reference
unit [ps]	1066	933	800 667 533 466		466	reference	
tDS(base)	-10	15	50	130	210	230	$V_{IH/L(ac)} = VREF(dc) +/- 220mV$
tDH(base)	80	105	140	220	300	320	VIH/I (ac) = VBEF(dc) ±/- 130mV

Table 55 — Data Setup and Hold Base-Values

unit [ne]		LPD	DR2		reference		
unit [ps]	400	333	266	200	reference		
tDS(base)	180	300	450	700	VIH/L(ac) = VREF(dc) +/- 300mV		
tDH(base)	280	400	550	800	VIH/L(ac) = VREF(dc) +/- 200mV		

NOTE 1 ac/dc referenced for 1V/ns DQ, DM slew rate and 2V/ns differential DQS-DQS# slew rate.

Table 56 — Derating values LPDDR2 tDS/tDH - ac/dc based AC220

 \triangle tDS, \triangle DH derating in [ps] AC/DC based AC220 Threshold -> VIH(ac)=VREF(dc)+220mV, VIL(ac)=VREF(dc)-220mV DC130 Threshold -> VIH(dc)=VREF(dc)+130mV, VIL(dc)=VREF(dc)-130mV


		DQS, DQS# Differential Slew Rate																
		4.0 V/ns		3.0	3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		∆tDS	∆tDH	△tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	△tDH	∆tDS	△tDH	∆tDS	∆tDH	∆tDS	∆tDH	
	2.0	110	65	110	65	110	65	-	-	-	-	-	-	-	-	-	-	
	1.5	74	43	73	43	73	43	89	59	-	-	1	-	-	-	1	-	
	1.0	0	0	0	0	0	0	16	16	32	32	-	-	-	1	-	-	
DQ	0.9	-	-	-3	-5	-3	-5	13	11	29	27	45	43	-	1	ı	-	
Slew rate V/ns	8.0	-	-	-	-	-8	-13	8	3	24	19	40	35	56	55	ı	-	
V/IIS	0.7	-	-	-	-	-	-	2	-6	18	10	34	26	50	46	66	78	
	0.6	-	-	-	-	-	-	-	-	10	-3	26	13	42	33	58	65	
	0.5	-	-	-	-	-	-	-	-	-	-	4	-4	20	16	36	48	
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-7	2	17	34	

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

Table 57 — Required time tvAc above VIH(ac) {below VIL(ac)} for valid transition

rabio or rioquirou timo trao abort	5 Till(45) (5515 Till(45))	ioi vana tranoition				
Slew Rate [V/ns]	t _{VAC} @ 220mV [ps]					
Siew nate [V/IIS]	min	max				
> 2.0	175	-				
2.0	170	-				
1.5	167	-				
1.0	163	-				
0.9	162	-				
0.8	161	-				
0.7	159	-				
0.6	155	-				
0.5	150	-				
< 0.5	150	-				





 $\begin{array}{c} \text{Setup Slew Rate} \\ \text{Falling Signal} \end{array} = \frac{V_{\text{Ref}}(\text{DC}) - V_{\text{IL}}(\text{AC})\text{max}}{\Delta \text{TF}} \\ \begin{array}{c} \text{Setup Slew Rate} \\ \text{Rising Signal} \end{array} = \frac{V_{\text{IH}}(\text{AC})\text{min - V}_{\text{Ref}}(\text{DC})}{\Delta \text{TR}}$

Figure 11.6 — Illustration of nominal slew rate and tVAC for setup time tDS for DQ with respect to strobe






Figure 11.7 — Illustration of nominal slew rate for hold time tDH for DQ with respect to strobe




Figure 11.8 — Illustration of tangent line for setup time tDS for DQ with respect to strobe









Figure 11.9 — Illustration of tangent line for for hold time tDH for DQ with respect to strobe



PKG Information [134-Ball FBGA – 10mm x 11.5mm x 1.0mm (max)]









[134-Ball FBGA - Ball Out]

	1	2	3	4	5	6	7	8	9	10	
Α	DNU	DNU							DNU	DNU	Α
В	DNU	NC	NC		VDD2	VDD1	DQ31	DQ29	DQ26	DNU	В
С	VDD1	vss	ZQ1		vss	VSSQ	VDDQ	DQ25	VSSQ	VDDQ	С
D	vss	VDD2	ZQ0		VDDQ	DQ30	DQ27	DQS3	DQS3#	VSSQ	D
Е	VSSCA	CA9	CA8		DQ28	DQ24	DM3	DQ15	VDDQ	VSSQ	Е
F	VDDCA	CA6	CA7		VSSQ	DQ11	DQ13	DQ14	DQ12	VDDQ	F
G	VDD2	CA5	VREFCA		DQS1#	DQS1	DQ10	DQ9	DQ8	VSSQ	G
Н	VDDCA	vss	CK#		DM1	VDDQ					Н
J	VSSCA	NC	СК		VSSQ	VDDQ	VDD2	vss	VREFDQ		J
К	CKE0	CKE1	NC		DM0	VDDQ					K
L	CS0#	CS1#	NC		DQS0#	DQS0	DQ5	DQ6	DQ7	VSSQ	L
М	CA4	CA3	CA2		VSSQ	DQ4	DQ2	DQ1	DQ3	VDDQ	М
N	VSSCA	VDDCA	CA1		DQ19	DQ23	DM2	DQ0	VDDQ	VSSQ	N
Р	vss	VDD2	CA0		VDDQ	DQ17	DQ20	DQS2	DQS2#	VSSQ	Р
R	VDD1	vss	NC		vss	vssq	VDDQ	DQ22	VSSQ	VDDQ	R
Т	DNU	NC	NC		VDD2	VDD1	DQ16	DQ18	DQ21	DNU	Т
U	DNU	DNU							DNU	DNU	U
	1	2	3	4	5	6	7	8	9	10	
		NC		Power		GND		LPDDR2 (x16)	2	LPDDR2 (x32)	

*Note: 1. DQ15~32 , DQS2,3,DQS#2,3,DM2,3 are NC for the x16 LPDRAM device. 2. CS1#,ZQ1,CKE1 are only used for 2CS device. In other case is NC

3. VSS pins are shared ground



REVISION HISTORY

VERSION	DATE	DESCRIPTION			
0.1	Mar/2018	Initial draft			
0.2	Apr/2018	Update DC table.			
0.3	Apr/2018	Update table 7			
0.4	Dec/2018	Remove no-wrap function Update DC table			
0.5	Jan/2019	Update DC table			
0.6	Mar/2019	Update DC table for AT			
1.0	Aug/2019	Update IDD6 Version update for mass production			
1.1	Nov/2019	Update ordering Information Table Update Taqble 50: Add tREFW			
1.2	Aug/2020	Correction of typo [Table 31]			
1.3	Apr/2022	Update DC table			



Important Notice

JSC products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, JSC products are not intended for applications wherein failure of JSC products could result or lead to a situation where in personal injury, death or severe property or environmental damage could occur.

JSC customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify JSC for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in the datasheet belong to their respective owners.