


Features

- 50 V_{DC}/12 A De-Rated Operation (100 V_{DC} Capable)
- Single Independent Low-Side Power Driver
- 100 V_{DC} eGaN[®] HEMT Output Power Switch
- 100 V_{DC} Power Schottky Catch Diode
- Gate Bias UVLO Detection, Protection and Reporting
- Bidirectional Shutdown Input/Power Good Output
- Internal V_{BIAS} Overvoltage Protection
- **High Speed Switching Capability: 3.0 MHz+**
- Rugged Compact Molded SMT Package
- “Pillar” I/O Pads
- eGaN[®] Switching Elements
- No Bipolar Technology
- Compact 0.750 x 0.380 x 0.125” Size
- -40°C to +85°C Operational Range
- Commercial Screening

Application

- **Development Platform for FBS-GAM01-P-R50**
- Synchronous Rectification
- Power Switches/Actuators
- Multi-Phase Motor Drivers
- High Speed DC-DC Conversion




FBS-GAM01-P-C50

50 VDC/12 A Single Low-Side Power Driver Development Module

Description


EPC Space’s “GaN Driving GaN Technology” **FBS- GAM01-P-C50 Single Low Side Power Driver Development Module** incorporates eGaN[®] switching power HEMTs. These devices are integrated with EPC Space FDA10N30X output power eGaN[®] HEMT switch, output clamp Schottky diode, and optimally driven by **High-Speed Gate Drive Circuitry consisting entirely of eGaN[®] switching elements**. Further +5 VDC Input V_{BIAS} over-voltage clamping protection with V_{BIAS} under- voltage driver disable and reporting are contained within an innovative, space-efficient, 9 pin SMT Over-Molded Epoxy Package providing an excellent engineering brass-board development platform for the FBS-GAM01-P-R50 flight models. Circuit design US Patent #10,122,274 B2, Export Commerce Controlled EAR-99

FBS-GAM01-P-C50 Functional Block Diagram



FBS-GAM01-P-C50 Functional Block Diagram

9 Pin Molded SMT Package with Pillar Pins



FBS-GAM01-P-C50 Configuration and Pin Assignment Table

Pin #	Pin Name	Input/Output	Pin Function
1	IN	I	Power Switch Gate Driver Logic Input
2	V_{BIAS}	--	+5 V_{DC} Gate Driver Power Supply Bias Input Voltage
3	V_{DRV}	--	Protected Gate Driver Internal Power Supply Bias Voltage
4	N/C	--	No Internal Connection
5	N/C	--	No Internal Connection
6	OUT	O	Power Switch Open Drain Output (High Current)
7	SS	--	Power Supply Ground/Return, 0 V_{DC} (High Current)
8	LGND	--	Logic Ground/Return, 0 V_{DC}
9	PG/*SD	I/O	Power Good Output/Shutdown Input

Absolute Maximum Rating ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter-Conditions		Value	Units
V_{DS}	Power Switch Drain to Source Voltage (Note 1)	Fully De-Rated	50	V
		Component Capable	100	
I_D	Continuous Drain Current		12	A
V_{BIAS}	Gate Driver Bias Supply Voltage	DC	-0.3 to 6.0	V
		50 ms	7.5	
IN	Logic Input Voltage		-0.3 to 5.5	
T_{STG}	Storage Junction Temperature Range		-55 to +140	$^\circ\text{C}$
T_J	Operating Junction Temperature Range		-45 to +115	
T_C	Case Operating Temperature Range		-40 to +85	
T_{sol}	Package Mounting Surface Temperature		230	
ESD	ESD Class Level (HBM)		1A	

Thermal Characteristics

Symbol	Parameter-Conditions	Value	Units
$R_{\theta JC}$	Thermal Resistance Junction to Case, eGaN [®] Power Switch (Note 3)	8.5	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Thermal Resistance Junction to Case, Clamp Schottky Diode (Note 3)	30	

OUT Power Switch Static Electrical Characteristics ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
OUT Driver Output Leakage Current	I_{IL}	$V_{DS} = 25\text{ V}_{DC};$ $I_N = 0.8\text{ V}_{DC}$ (Note 1)	$T_C = 25^\circ\text{C}$	10	125	μA
			$T_C = 85^\circ\text{C}$	75	250	
		$V_{DS} = 50\text{ V}_{DC};$ $I_N = 0.8\text{ V}_{DC}$ (Note 1)	$T_C = 25^\circ\text{C}$	25	170	μA
			$T_C = 85^\circ\text{C}$	100	550	
		$V_{DS} = 100\text{ V}_{DC};$ $I_N = 0.8\text{ V}_{DC}$ (Note 1)	$T_C = 25^\circ\text{C}$	95		μA
			$T_C = 85^\circ\text{C}$	550		
OUT Driver ON-State Resistance	$R_{DS(on)}$	$I_N = 3\text{ V}_{DC};$ $I_D = 12\text{ A}$ (Note 1, 2)	$T_C = 25^\circ\text{C}$	7	13.5	$\text{m}\Omega$
			$T_C = 85^\circ\text{C}$	10	17.5	
			$T_C = -40^\circ\text{C}$	5.5	10	
OUT Driver Source-Drain Clamping Voltage	V_{SD}	$I_N = 0.8\text{ V}_{DC};$ $I_D = 12\text{ A}$ (Note 1, 2)	$T_C = 25^\circ\text{C}$	0.85	0.95	V
			$T_C = 85^\circ\text{C}$	0.75	0.85	
			$T_C = -40^\circ\text{C}$	1.00	1.15	

IN Logic Input Static Electrical Characteristics ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions		MIN	TYP	MAX	Units
Low Logic Level Input Voltage	V _{IL}	V _{BIAS} = 5 V _{DC} (Note 4)				0.8	V
High Logic Level Input Voltage	V _{IH}	V _{BIAS} = 5 V _{DC} (Note 5)		2.9			V
Low Logic Level Input Current	I _{IL}	V _{BIAS} = 5 V _{DC} , V _{IL} = 0.4 V _{DC}	T _C = 25°C	-5	+/-1	5	µA
			T _C = 85°C	-30	+/-10	30	
High Logic Level Input Current	I _{IH}	V _{BIAS} = 5 V _{DC} , V _H = 5 V _{DC}	T _C = 25°C	-5	+/-1	5	
			T _C = 85°C	-30	+/-10	30	

 V_{BIAS} Static Electrical Characteristics ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
V_{BIAS} Recommended Operating Voltage Range	V_{BIAS}	(Note 3)	4.75		5.25	V
V_{BIAS} Operating Current	I_{BIAS}	$V_{BIAS} = 5.5\text{ V}_{DC}$		6.5	10.5	mA
		$V_{BIAS} = 7.5\text{ V}_{DC}$		90		

PG Functional Static Electrical Characteristics ($-55^\circ\text{C} \leq T_C \leq 110^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
V_{BIAS} UVLO Rising Threshold	UVLO+	(Notes 6, 7, 8, 9)			4.7	V
V_{BIAS} UVLO Falling Threshold	UVLO-		2.95			
UVLO Hysteresis	(UVLO+) - (UVLO-)			0.2		

PG Logic Output Static Electrical Characteristics ($-55^\circ\text{C} \leq T_C \leq 110^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Low Logic Level Output Voltage	V_{OL}	$V_{BIAS} = 5\text{ V}_{DC}$ (Notes 6, 7 and 8)			0.25	V
High Logic Level Output Voltage	V_{OH}	$V_{BIAS} = 5\text{ V}_{DC}$ (Notes 6, 7 and 8)	3.5			V
Low Logic Level Output Current	I_{OL}	$V_{BIAS} = 5\text{ V}_{DC}$ (Note 6)			5	mA
High Logic Level Output Leakage Current	I_{OH}	$V_{BIAS} = 5.25\text{ V}_{DC}$ (Note 6)		100		μA

OUT Power Switch Dynamic Electrical Characteristics ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
IN-to-OUT Turn-ON Delay Time	$t_{d(on)}$	$V_{DS} = 25\text{ V}_{DC}; I_D = 12\text{ A}$ (See Switching Figures)		45		ns
OUT Rise Time	t_r			10		
IN-to-OUT Turn-OFF Delay Time	$t_{d(off)}$			45		
OUT Fall Time	t_f			12		


Module Static and Dynamic Electrical Characteristics ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	MIN	TYP	MAX	Units
Output Capacitance (Out-PGND)	C_{OUT}	$V_{(OUT)} = 5\text{ V}_{DC}, f = 1\text{ MHz}$		1020		pF
		$V_{(OUT)} = 100\text{ V}_{DC}, f = 1\text{ MHz}$		400		
Dynamic Gate/Driver Losses	P_{GD}	$V_{BIAS} = 5\text{ V}_{DC}$		16		mW/ MHz
Schottky Output Diode ON-Time	t_{on}	$I_F = 12\text{ A}$ (Note 3), $f_s = 1\text{ MHz}$			150	ns
Minimum Switching Frequency	f_s	$V_{DS} = 50\text{ V}_{DC}; I_D = 12\text{ A}$ (Note 3)	0			Hz
Maximum Switching Frequency				3.0		MHz
LGND-PGND Resistance	R_S			1		Ω

Specification Notes


- 1.) $V_{BIAS} = +5\text{ V}_{DC}$, PGND = LGND = 0 V_{DC} .
- 2.) Measured using 4-Wire (Kelvin) sensing techniques.
- 3.) Guaranteed by design. Not tested in production.
- 4.) When the logic input (IN) is at the low input voltage level the power output (OUT) is guaranteed to be OFF (high impedance).
- 5.) When the logic input (IN) is at the high input voltage level the power output (OUT) is guaranteed to be ON (low impedance).
- 6.) PG/*SD is bidirectional input/output pin: It is a Shutdown input when pulled to LGND using an open-drain/collector; and it is a Power Good output referenced to LGND. For either the SD or PG function, this pin should be pulled up to V_{DRV} with a $4.7\text{ k}\Omega$ resistor.
- 7.) Parameter measured with a $4.7\text{ k}\Omega$ pull-up resistor between PG and V_{DRV} .
- 8.) PG is at a low level when V_{BIAS} is below the UVLO- (falling) threshold level and PG is at a high level when V_{BIAS} is above the UVLO+ (rising) threshold level.
- 9.) V_{BIAS} levels below the UVLO- threshold result in the gate driver being disabled: The logic input to the driver is internally set to a logic low state to prevent damage to the power eGaN HEMT switch.
- 10.) Refer to Figure 4 for PG characteristic when $V_{BIAS} < 2.3\text{V}$.

Switching Figures



Only pins connected during testing identified.
Pulse Generator set to 500 kHz frequency, 5% duty cycle.


Figure 1. IN-to-OUT Switching Time Test Circuit



NOTE: Waveforms exaggerated for clarity and observability.

Figure 2. IN-to-OUT Switching Time Definition

Switching Figures (continued)



NOTE: Waveforms exaggerated for clarity and observability.

Figure 3. V_{BIAS}-to-PG Relationship





Figure 4. Typical PG Output vs V_{BIAS} Input

In all the following figures, only the pins that are considered or that require connection are identified.



Pin Descriptions

IN (Pin 1)

The IN pin is the logic-compatible input for the gate driver. When the IN pin is logic low ("0"), the OUT pin is in the OFF (high impedance) state. When the IN pin is logic high ("1"), the OUT pin is in the ON (low impedance) state.

V_{BIAS} (Pin 2)

The V_{BIAS} pin is the raw input DC power input for the FBS-GAM01-P-C50. It is recommended that a 1.0 microfarad ceramic capacitor and a 0.1 microfarad ceramic capacitor, each 25 V_{DC} rating, be connected between V_{BIAS} (pin 2) and Source Sense (pin 7) to obtain the specified switching performance.

V_{DRV} (Pin 3)

The V_{DRV} pin (Pin 3) of the FBS-GAM01-P-C50 is the protected V_{BIAS} power supply for the high-speed gate driver for the external eGaN® power HEMT. This is a test pin for the module. Unless otherwise directed in this specification, this pin should be left OPEN ("no connection") for proper operation of the module.

N/C (Pins 4 and 5)

Pins 4 and 5 are not internally connected. These internal "no connection" pins are recommended to be grounded to the system power ground/return as good engineering practice to avoid coupling unwanted noise into the internal circuitry of the FBS-GAM01-P-C50, either directly or via 0 Ω jumper resistors.

OUT (Pin 6)

The OUT pin (pin 6) is the high current output (open drain) pin of the internal power eGaN® HEMT. This is a VERY high dV/dt and dI/dt pin and the connection to the load should be as short as possible to minimize radiated EMI.

PGND (Pin 7)

The PGND pin (pin 7) is the ground return connection for the internal power circuitry in the FBS-GAM01-P-C50. This pin should be connected directly to the system power return/ground plane to minimize common source inductance, and the voltage transients associated with this inductance. If load current sensing is required, this should be accomplished via a current sense transformer in series with the OUT pin (pin 6).

LGND (Logic Ground) (Pin 8)


Logic ground for the module. For proper operation of the FBS-GAM01-P-C50, the LGND pin (Pin 7) MUST be connected directly to the system logic ground return in the application circuit.

PG/*SD (Power Good Output/Shutdown Input) (Pin 9)


The bidirectional Power Good (PG) output and Shutdown (*SD) input pin. To externally disable the FBS- GAM01-P-C50 (with the OUT pin forced to the high-impedance (OFF) state), the *SD/PG pin should be connected to logic ground, such as via an open-drain/collector. The module also incorporates a Power Good (PG) sensing circuit that disables the driver when the +5 V_{DC} gate drive bias potential (V_{BIAS}) falls below an under-voltage threshold range as specified in the Table "PG Functional Static Electrical Characteristics" (See Page 4). During the time when the V_{BIAS} potential is below the pre-set threshold, the PG output (Pin 5) pin is pulled low (to LGND) via an open drain. Alternatively, when the V_{BIAS} potential is above the pre-set threshold the PG pin is pulled high via an external pull up resistor to V_{DRV}. For proper operation, pin 9 should be externally pulled-up to V_{DRV} (pin 3) with a 4.7 k Ω resistor.

9 Pin Molded SMT Package with Pillar Pins

Top (X-Ray) View



Bottom (Pad) View



DC Operation and Power-Up Sequencing

The recommended power sequencing for the FBS-GAM01-P-C50 is the V_{BIAS} power supply is applied first and within the recommended operating voltage range prior to the application of V_{DD} to the circuit.

The FBS-GAM01-P-C50 is designed as a switching eGaN® HEMT driver that is inherently capable of DC (steady-state) operation. As such, there are precautions that must be observed during the application and operation of this Module. One of these precautions is power-up sequencing. The power MUST be sequenced to the circuit with V_{BIAS} being applied first and within its recommended operating voltage range before V_{DD} is applied to the circuit. This will prevent the internal gate driver output from assuming a non-deterministic state with regards to the logic input (IN) and unintentionally providing an ON drive signal to the internal eGaN® HEMT power switches when the IN pin is at logic low ("0").

Calculating FBS-GAM01 Module Power Losses and Efficiencies

The driver power losses for the FBS-GAM01 Module are determined as follows:

$$P_D(\text{Driver}) = P_{\text{Gate}}(\text{DC}) + P_{\text{Gate}}(\text{AC}) + P_{\text{Switch}}(\text{DC}) + P_{\text{Switch}}(\text{Switching}) + P_{\text{Switch}}(C_{\text{OUT}}),$$

$$\text{and } P_D(\text{Schottky}) = P_{\text{dead time}},$$

where $P_{\text{Gate}}(\text{DC})$ are the DC gate/gate driver losses ($V_{BIAS} \cdot I_{BIAS} \cdot 0.5$), $P_{\text{Gate}}(\text{AC})$ are the dynamic gate/gate driver losses ($P_{GD} \cdot f_s$), $P_{\text{Switch}}(\text{DC})$ are the power switch DC losses ($I_D^2 \cdot R_{DS(on)} \cdot t_{on} / T$), $P_{\text{Switch}}(\text{Switching})$ are the power switch losses related to the switching event $[(0.5 \cdot V_{DD} \cdot I_D \cdot t_r / T) + (0.5 \cdot V_{DD} \cdot I_D \cdot t_f / T)]$, $P_{\text{Switch}}(C_{\text{OUT}})$ are the losses related to switching the total drain capacitance C_{OUT} ($0.5 \cdot C_{\text{OUT}} \cdot V_{DD}^2 \cdot f_s$), and $P_{\text{dead time}}$ are the losses related to the Schottky catch diode conduction time, which occurs during the delay "dead" time between driver switching events ($2 \cdot V_{SD} \cdot I_D \cdot t_{SD} / T$) as there are two driver switching events per period. The quantities I_{BIAS} , P_{GD} , $R_{DS(on)}$, t_r , t_f , C_{OUT} and V_{SD} may be found in the parametric tables found on pages 3 and 4, and the quantities V_{DD} , V_{BIAS} , f_s , t_{on} (the ON time of the power switch), T ($1 / f_s$) and t_{SD} are determined by the conditions of operation of the FBS-GAM01-P-C50 module.

For example, if two GAM01 drivers are operated in a synchronous rectifier application (see Figure 6), one driver will have an on time of t_{on} and the other will have an on time of $(T - t_{on})$, and if the duty cycle is set to 50%, the power losses for the two drivers will be approximately equal. The following example calculates the losses for each driver empirically:

$$V_{DD} = 25 V_{DC}, I_D = 7.5 A, V_{BIAS} = 5 V_{DC},$$

$$f_s = 750 \text{ kHz}, T = 1/f_s = 1.33 \mu s, t_{on} = 0.66 \mu s \text{ (50\% duty cycle)}, t_{SD} = 40 \text{ ns and } T_A = 25^\circ C.$$

The associated losses for Driver 1 and Driver 2 are shown in the following two tables:

Table I. Driver 1 Power Loss Tabulation

GAM01 Module 1 (operating at t_{on})			
Loss	Equation	Equation w/Values	Result
$P_{\text{Gate}}(\text{DC})$	$V_{BIAS} \cdot I_{BIAS}$	$5 \cdot 0.0085$	0.04 W
$P_{\text{Gate}}(\text{AC})$	$P_{GD} \cdot f_s$	$0.021 \cdot 0.75^{(1)}$	0.02 W
$P_{\text{Switch}}(\text{DC})$	$I_D^2 \cdot R_{DS(ON)} \cdot t_{on} / T$	$7.5^2 \cdot 0.01 \cdot 0.66/1.33$	0.28 W
$P_{\text{Switch}}(\text{Switching})$	$(0.5 \cdot V_{DD} \cdot I_D \cdot t_r / T) + (0.5 \cdot V_{DD} \cdot I_D \cdot t_f / T)$	$(0.5 \cdot 25 \cdot 7.5 \cdot 0.01/1.33) + (0.5 \cdot 25 \cdot 7.5 \cdot 0.012/1.33)$	1.55 W
$P_{\text{Switch}}(C_{\text{OUT}})$	$0.5 \cdot C_{\text{OUT}} \cdot V_{DD}^2 \cdot f_s$	$0.5 \cdot 1150 \cdot 10^{-12} \cdot 25^2 \cdot 750000$	0.27 W
$P_D(\text{Schottky})$	$2 \cdot V_{SD} \cdot I_D \cdot t_{SD} / T$	$2 \cdot 0.90 \cdot 7.5 \cdot 0.04/1.33$	0.41 W
P1 Total			2.57 W

Note: (1) 750kHz is 0.75MHz

Table II. Driver 2 Power Loss Tabulation

GAM01 Module 2 (operating at T - t _{on})			
Loss	Equation	Equation w/Values	Result
P _{Gate} (DC)	V _{BIAS} · I _{BIAS}	5 · 0.0085	0.04 W
P _{Gate} (AC)	P _{GD} · f _s	0.021 · 0.75 ⁽¹⁾	0.02 W
P _{Switch} (DC)	I _D ² · R _{DS(ON)} · t _{on} / T	7.5 ² · 0.01 · 0.66/1.33	0.28 W
P _{Switch} (Switching)	(0.5 · V _{DD} · I _D · t _r / T) + (0.5 · V _{DD} · I _D · t _f / T)	(0.5 · 25 · 7.5 · 0.01/1.33) + (0.5 · 25 · 7.5 · 0.012/1.33)	1.55 W
P _{Switch} (C _{OUT})	0.5 · C _{OUT} · V _{DD} ² · f _s	0.5 · 1150 · 10 ⁻¹² · 25 ² · 750000	0.27 W
P _D (Schottky)	2 · V _{SD} · I _D · t _{SD} / T	2 · 0.90 · 7.5 · 0.04/1.33	0.41 W
P2 Total			2.57 W

Note: (1) 750 kHz is 0.75MHz

The total module loss for GAM01 Module 1 is P1(TOTAL) = 2.57 W and the total module loss for GAM01 Module 2 is P2 (TOTAL) = 2.57 W. The power delivered to the load is V_{DD} · I_D · t_{on} / T, or 93.8 W. The conversion efficiency for the two GAM01 modules, η, is P_{LOAD} / (P_{LOAD} + P_{LOSS}) = 93.8 / 99.1 = 94.7%.

It is clear in the previous power loss/efficiency example that the majority of the losses experienced by the GAM01 are related to dynamic (switching) losses. Thus, to achieve the lowest losses and highest possible efficiency, it is desirable to operate the synchronously-rectified circuit with the lowest possible V_{DD} potential.

Recommended V_{DD}-to-PGND Power Supply Bypassing

The V_{DD} power supply associated with the high current output (OUT, pin 6) of the FBS-GAM01-P-C50 requires proper high frequency bypassing to PGND (pin 7) in-order to prevent harmful switching noise-related spikes from degrading or damaging the internal circuitry in the FBS-GAM01-P-C50 module, or impacting operating performance. It is recommended that a minimum of two (2) 4.7 microfarad ceramic capacitors, one (1) 1.0 microfarad ceramic capacitor and one (1) 0.1 microfarad ceramic capacitor, all with 100 V_{DC} ratings, be connected from V_{DD} to PGND. All four of these capacitors should be low ESR types, if possible. It is strongly recommended that these capacitors inscribe the smallest possible loop area between V_{DD} and PGND so-as to minimize the inductance, and thus voltage transients, related to this loop area. Regardless, different end-use implementations will require different V_{DD} bypass capacitor placements, and it is strongly recommended that the chosen bypassing scheme be evaluated for its effectiveness.

Suggested FBS-GAM01-P-C50 Schematic Symbol

The suggested schematic symbol for the FBS-GAM01-P-C50 is shown in Figure 7. This symbol groups the I/O pins of the FBS-GAM01-P-C50 into groups of similar functionalities.




Figure 7. Suggested FBS-GAM01-P-C50 Schematic Symbol

Thermal Characteristics




Figure 8. Typical Power eGAN® HEMT Normalized Junction-to-Case Thermal Impedance




Figure 7. Typical Catch Schottky Normalized Junction-to-Case Thermal Impedance

Package Outline and Dimensions




Figure 10. FBS-GAM01-P-C50 Package Outline and Dimensions

Recommended PCB Solder Pad Configuration

The novel I/O “pillar” pads fabricated onto the bottom surface of the FBS-GAM01-P-C50 module are designed to provide optimal electrical, thermal and mechanical properties for the end-use system designer. To achieve the full benefit of these properties, it is important that the FBS-GAM01-P-C50 module be soldered to the PCB motherboard using SN63 (or equivalent) solder. Care should be taken during processing to insure there is minimal solder voiding in the contacts to the OUT (pin 6) and PGND (pin 7) pads on the module, as these are high current connections. The recommended pad dimensions and locations are shown in Figure 11. All dimensions are shown in inches.




Figure 11. Recommended PCB Solder Pad Configuration (Bottom View)

Sn63/Pb37 No Clean Solder Paste Typical Example Profile




Figure 12. Sn63/Pb37 No Clean Solder Paste Typical Reflow Example Profile.

Preheat Zone – The preheat zone, is also referred to as the ramp zone, and is used to elevate the temperature of the PCB to the desired soak temperature. In the preheat zone the temperature of the PCB is constantly rising, at a rate that should not exceed 2.5°C/sec. The oven's preheat zone should normally occupy 25-33% of the total heated tunnel length.

The Soak Zone – normally occupies 33-50% of the total heated tunnel length exposes the PCB to a relatively steady temperature that will allow the components of different mass to be uniform in temperature. The soak zone also allows the flux to concentrate and the volatiles to escape from the paste.

The Reflow Zone – or spike zone is to elevate the temperature of the PCB assembly from the activation temperature to the recommended peak temperature. The activation temperature is always somewhat below the melting point of the alloy, while the peak temperature is always above the melting point.


Reflow – Best results achieved when reflowed in a *forced air convection* oven with a minimum of 8 zones (top & bottom), however reflow is possible with a four-zone oven (top & bottom) with the recommended profile for a forced air convection reflow process. The melting temperature of the solder, the heat resistance of the components, and the characteristics of the PCB (i.e. density, thickness, etc.) determine the actual reflow profile.

Note: FBS-GAM01-P-C50 solder attachment has a maximum peak dwell temperature of 230°C limit, exceeding the maximum peak temperature can cause damage to the unit.

Reflow Process Disclaimer

The profile is as stated “Example”. The end user can optimize reflow profiling based against the actual solder paste and reflow oven used. EPC Space assumes no liability in conjunction with the use of this profile information.

EPC Space Part Number Information



*FBS-GAM01-P-R50 (Utilizes High Lead Content Die) and
FBS-GAM01-C-R50 (May or May not Utilize High Lead Content Die)

Disclaimers

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. EPC Space Corporation, its affiliates, agents, employees, and all persons acting on its or their behalf (collectively, "EPC Space"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. EPC Space makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose. To the maximum extent permitted by applicable law, EPC Space disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on EPC Space market knowledge of typical requirements that are often placed on similar technologies in generic applications. Product specifications do not expand or otherwise modify EPC Space terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, EPC Space products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the EPC Space product could result in personal injury or death. Customers using EPC Space products not expressly indicated for use in such applications do so at their own risk. Please contact authorized EPC Space personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of EPC Space. Product names and markings noted herein may be trademarks of their respective owners.

Export Administration Regulations (EAR) The products described in this datasheet are subject to the U.S. Export Administration Regulations (EAR), 15 C.F.R. Pts 730-774, and are classified in ECCN 9A515.e. These products may not be exported, reexported, or transferred (in country) to any foreign country, or foreign entity, by any means, except in accordance with the requirements of such regulations.

Patents

EPC Space holds numerous U.S. and international patents to include US Patent #10,122,274 B2 15/374,756, 15/374,774, PCT/US2016/065952, PCT/US2016/065946. Any that apply to the product(s) listed in this document are identified by markings on the product(s) or on internal components of the product(s) in accordance with U.S Patent laws.

eGaN® is a registered trademark of Efficient Power Conversion Corporation, Inc. Data and specification subject to change without notice.