

# TS7423L - SPDT 30W Average Power Switch 1 MHz to 6 GHz

### 1.0 Features

- Low insertion loss: 0.30dB @ 800MHz
- High isolation: 43dB @ 800MHz
- High linear power handling capability
- Versatile 2.6-5.5V power supply
- 43dBm Hot Switching Capable
- Frequency range 1 MHz to 6 GHz

# Figure 1 Device Image (32 Pin 4×4×0.8mm QFN Package)

# 2.0 Applications

- Private Mobile radio handsets
- Public safety handsets
- Cellular infrastructure
- Small cells
- LTE relays and microcells
- Satellite terminals

# RoHS/REACH/Halogen Free Compliance

# 3.0 Description

The TS7423L is a symmetrical reflective Single Pole Dual Throw (SPDT) switch designed for broadband, high peak power switching applications. Its broadband frequency range from 1MHz to 6GHz makes the TS7423L an excellent switch for all the applications requiring low insertion loss, high isolation and high linearity within a small package size.

The TS7423L is packaged into a compact Quad Flat No lead (QFN) 4x4mm<sup>2</sup> 32 leads plastic package.




Figure 2 Function Block Diagram (Top View)



# 4.0 Ordering Information

# **Table 4.1 Ordering Information**

Base Part Number	Package Type	Form	Qty	Reel Diameter	Reel Width	Orderable Part Number
TS7423L	32 Pin 4×4×0.8mm QFN	Tape and Reel	3000	13" (330mm)	18mm	TS7423LMTRPBF
Evaluation Board						TS7423L-EVB

# 5.0 Pin Description

**Table 5.1 Pin Definition** 

Pin Number	Pin Name	Description
1	VDD	DC power supply
2	V1	Switch control input 1
3	V2	Switch control input 2
4,5,6,7,8,9,10,11,12,14,15,16,17, 18,19,20,22,23,24,25,26,27,29,30,31	NC	No internal connections, can be grounded
13	RF2	RF port 2
21	ANT	Antenna port
28	RF1	RF port 1
32	VCP	Internal charge pump voltage output. Connect a 1nF capacitor to GND on this pin to improve switching time.

**Note:** The backside ground (thermal) pad of the package must be grounded directly to the ground plane of PCB with multiple vias to ensure proper operation and thermal management.



# 6.0 Absolute Maximum Ratings

Table 6.1 Absolute Maximum Ratings @T<sub>A</sub>=+25°C Unless Otherwise Specified

Parameter	Symbol	Value	Unit				
Electrical Ratings							
Power Supply Voltage	VDD	2.6 to 5.5	V				
Storage Temperature Range	T <sub>st</sub>	-55 to +125	°C				
Operating Temperature Range	Тор	-40 to +85	°C				
Maximum Junction Temperature	TJ	+140	°C				
RF Input Power CW, 20-3000MHz, Tc=+85°C	RFx	45	dBm				
RF Input Power (VSWR 10:1), 1 minute	RFx	44	dBm				
Thermal Rati	ngs						
Thermal Resistance (junction-to-case) – Bottom side	Rejc	10	°C/W				
Thermal Resistance (junction-to-top)	R <sub>0</sub> JT	≤ 37	°C/W				
Soldering Temperature	T <sub>SOLD</sub>	260	°C				
ESD Rating	gs						
Human Body Model (HBM)	Level 1B	500 to <1000	V				
Charged Device Model (CDM)	Level C3	≥1000	V				
Moisture Rating							
Moisture Sensitivity Level	MSL	1	-				

### Attention:

Maximum ratings are absolute ratings. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Exceeding one or a combination of the absolute maximum ratings may cause permanent and irreversible damage to the device and/or to surrounding circuit.



# 7.0 Electrical Specifications

**Table 7.1 Electrical Specifications**  $@T_A = +25^{\circ}C$  Unless Otherwise Specified;  $VDD = +2.7V;50\Omega$  Source/Load.

Parameter	Condition	Minimum	Typical	Maximum	Unit	
Operating Frequency		1		6000	MHz	
	400MHz		0.28			
	800MHz		0.30	0.40		
Insertion Loss, RFx	1.95GHz		0.35	0.50	dB	
	2.6GHz		0.40	0.55		
	6.0GHz		0.60	0.70		
	400MHz		49			
	800MHz	40	43			
Isolation, ANT-RFx	1.95GHz	32	35		dB	
	2.6GHz	28	31			
	6.0GHz	16	18			
	400MHz		32		dB	
	800MHz		30			
Return Loss, ANT-	1.95GHz		30			
RFx	2.6GHz		25			
	6.0GHz		17			
H2	100 - 800MHz, Pin=40dBm		-81		dBc	
H3	100 - 800MHz, Pin=40dBm		-86		dBc	
IIP3	800MHz		74		dBm	
P0.1dB <sup>[1]</sup>	0.1dB compression point, 20MHz - 3GHz		46		dBm	
P0.1dB <sup>[1]</sup>	0.1dB compression point, 1 - 10MHz		43.5		dBm	
Switching Time	50% ctrl to 10/90% of the RF value is settled. C1=1nF (refer to Figure 3)		0.9		μS	
Control Voltage	Power supply VDD	2.6	3.3	5.5	V	
	All control pins high, Vih	1.0	3.3	5.25	V	
	All control pins low, V <sub>ii</sub>	-0.3		0.5	V	
Control Current	All control pins low, Iii		0		μΑ	
	All control pins high, Iih			7.5	μΑ	
Current Consumption, IDD	Active mode		160	200	μА	

Note: [1] P0.1dB is a figure of merit.

<sup>[2]</sup> No external DC blocking capacitors required on RF pins unless DC voltage is applied on a RF pin.



### 8.0 Switch Truth Table

**Table 8.1 Switch Truth Table** 

V1	V2	Active RF Path			
0	1	All OFF			
0	0	ANT-RF1			
1	0	ANT-RF2			

# Attention:

- [1] VDD should be applied first before V1 and V2, otherwise may cause damage to the device.
- [2] There is an internal pull-down to ground on V2 control pin, the pin can be left floating when the all OFF state is not used.
- [3] If all OFF state is not used, the switch can be operated with single control pin V1.
- [4] There is also an internal pull-down to ground on V1 control pin, the state at start-up without any control voltage applied will be ANT-RF1 on by default.

### 9.0 Evaluation Board Schematic




Figure 9.1 Evaluation Board Schematic



# 10.1 Typical Characteristics - Unmatched




Figure 10.1 Typical characteristics (Unmatched)

Table 10.1 Bill of Materials - Unmatched\*

Component	Part Number	Description	Notes
C <sub>P</sub>	GRM155R71H102KA01D	Ceramic capacitor, 1 nF, 50 V, ±10%.	
C <sub>D</sub>	GRM155R71H103KA88	Ceramic capacitor, 10 nF, 50 V, ±15%.	

<sup>\*</sup> For additional details, please contact the Tagore Technology support team.




Figure 10.3 Schematic for Unmatched Condition



# 10.2 Typical Characteristics - Matched (10 MHz - 6000 MHz)




Figure 10.2 Typical characteristics (10 MHz – 6000 MHz)

Table 10.2 Bill of Materials - Matching\* (10 MHz - 6000 MHz)

Component	Part Number	Description	Notes
СР	GRM155R71H102KA01D	Ceramic capacitor, 1 nF, 50 V, ±10%.	
C <sub>D</sub>	GRM155R71H103KA88	Ceramic capacitor, 10 nF, 50 V, ±15%.	
T <sub>0a</sub>	3.7 mm	PCB transmission line length.	From the IC-reference plane.
C <sub>0a</sub>	0603N0R5BW251	Ceramic capacitor, 0.2 pF, 250V, ± 0.1pF.	

<sup>\*</sup> For additional details, please contact the Tagore Technology support team.




Figure 10.4 Schematic for Matching (10 MHz - 6000 MHz)



# 11.1 Device Package Information




Figure 11.1 Device Package Drawing

(All dimensions are in mm)

**Table 11.1 Device Package Dimensions** 

Dimension (mm)	Value (mm)	Tolerance (mm)	Dimension (mm)	Value (mm)	Tolerance (mm)
Α	0.80	±0.05	Е	4.00 BSC	±0.05
A1	0.203	±0.02	E1	2.70	±0.05
b	0.20	+0.05/-0.07	F	0.50	±0.05
D	4.00 BSC	±0.05	G	0.50	±0.05
D1	2.70	±0.05	L	0.40	±0.05
е	0.40 BSC	±0.05	K	0.25	±0.05

**Note:** Lead finish: Pure Sn without underlayer; Thickness: 7.5μm ~ 20μm (Typical 10μm ~ 12μm)

### Attention:

Please refer to application notes *TN-001* and *TN-002* at <a href="http://www.tagoretech.com/">http://www.tagoretech.com/</a> for PCB and soldering related guidelines.

# **Top-marking specification:**

TTSW
TSXXXXXX
EYYWW

= Pin 1 indicator

TTSW = Tagore Technology SWitch

TSXXXXXX = Part number (8 digits max)

E = A fixed letter before the date code

YY = Last two digits of assembly year

WW = Assembly work week



# 12.1 PCB Land Design

# **Guidelines:**

- [1] 4 layer PCB is recommended.
- [2] Via diameter is recommended to be 0.2mm to prevent solder wicking inside the vias.
- [3] Thermal vias shall only be placed on the center pad.
- [4] The maximum via number for the center pad is  $4(X)\times4(Y)=16$ .




Figure 12.1 PCB Land Pattern (Dimensions are in mm)




Figure 12.2 Solder Mask Pattern (Dimensions are in mm)




Figure 12.3 Thermal Via Pattern

(Recommended Values: S≥0.15mm; Y≥0.20mm; d=0.2mm; Plating Thickness t=25µm or 50µm)



# 13.1 PCB Stencil Design

# **Guidelines:**

- [1] Laser-cut, stainless steel stencil is recommended with electro-polished trapezoidal walls to improve the paste release.
- [2] Stencil thickness is recommended to be 125µm.




Figure 13.1 Stencil Openings (Dimensions are in mm)




Figure 13.2 Stencil Openings Shall not Cover Via Areas If Possible (Dimensions are in mm)



# 14.1 Tape and Reel Information




Figure 14.1 Tape and Reel Drawing

R0.25

В

**Top View** 

→ A0 →

**Table 14.1 Tape and Reel Dimensions** 

Dimension (mm)	Value (mm)	Tolerance (mm)	Dimension (mm)	Value (mm)	Tolerance (mm)
A0	4.35	±0.10	K0	1.10	±0.10
В0	4.35	±0.10	P0	4.00	±0.10
D0	1.50	+0.10/-0.00	P1	8.00	±0.10
D1	1.50	+0.10/-0.00	P2	2.00	±0.05
E	1.75	±0.10	Т	0.30	±0.05
F	5.50	±0.05	W	12.00	±0.30



### Revision 4.41 - 2025-04-03

# Published by

TagoreTech Inc. 601 Campus Drive, Suite C1 Arlington Heights, IL 60004, USA

©2025 All Rights Reserved

# **Legal Disclaimer**

The information provided in this document shall in no event be regarded as a guarantee of conditions or characteristics. TagoreTech assumes no responsibility for the consequences of the use of this information, nor for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of TagoreTech. The specifications mentioned in this document are subject to change without notice.

### Information

For further information on technology, delivery terms and conditions and prices, please contact TagoreTech: support@tagoretech.com.

### Latest datasheet

You can download latest datasheet version from <a href="http://www.tagoretech.com/Product\_Doc/TS7423L.pdf">http://www.tagoretech.com/Product\_Doc/TS7423L.pdf</a>.