

N-Channel Enhancement Mode Power MOSFET

Description


The GT52N10D5 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge. It can be used in a wide variety of applications.

General Features


- V_{DS} 100V
- I_D (at $V_{GS} = 10V$) 71A
- $R_{DS(ON)}$ (at $V_{GS} = 10V$) < 7.5m Ω
- $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) < 9.5m Ω
- 100% Avalanche Tested
- RoHS Compliant

Application


- Power switch
- DC/DC converters



Schematic diagram



pin assignment



DFN5X6-8L

Ordering Information

Device	Package	Marking	Packaging
GT52N10D5	DFN8L-5*6	GT52N10	5000pcs/Reel

Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	100	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	71	A
	$T_C = 100^\circ\text{C}$	45	
Pulsed Drain Current (note1)	I_{DM}	284	A
Gate-Source Voltage	V_{GS}	± 20	V
Power Dissipation	P_D	100	W
Single pulse avalanche energy (note2)	E_{AS}	144	mJ
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 To 150	$^\circ\text{C}$

Thermal Resistance

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	R_{thJA}	50	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Case	R_{thJC}	1.25	$^\circ\text{C/W}$

Specifications $T_J = 25^\circ\text{C}$, unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
Static Parameters						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	100	--	--	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 100V, V_{GS} = 0V$	--	--	1	μA
Gate-Source Leakage	I_{GSS}	$V_{GS} = \pm 20V$	--	--	± 100	nA
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	1.0	1.7	2.5	V
Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 50A$	--	6	7.5	m Ω
		$V_{GS} = 4.5V, I_D = 50A$	--	7.3	9.5	
Forward Transconductance	g_{FS}	$V_{GS} = 5V, I_D = 50A$	--	71	--	S
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{GS} = 0V,$ $V_{DS} = 50V,$ $f = 1.0MHz$	--	2800	--	pF
Output Capacitance	C_{oss}		--	380	--	
Reverse Transfer Capacitance	C_{rss}		--	10	--	
Total Gate Charge	Q_g	$V_{DD} = 50V,$ $I_D = 50A,$ $V_{GS} = 10V$	--	50	--	nC
Gate-Source Charge	Q_{gs}		--	8	--	
Gate-Drain Charge	Q_{gd}		--	10	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD} = 50V,$ $I_D = 50A,$ $R_G = 1.6\Omega$	--	12	--	ns
Turn-on Rise Time	t_r		--	9	--	
Turn-off Delay Time	$t_{d(off)}$		--	27	--	
Turn-off Fall Time	t_f		--	7	--	
Drain-Source Body Diode Characteristics						
Continuous Body Diode Current	I_S	$T_C = 25^{\circ}C$	--	--	71	A
Body Diode Voltage	V_{SD}	$T_J = 25^{\circ}C, I_{SD} = 50A, V_{GS} = 0V$	--	--	1.2	V
Reverse Recovery Charge	Q_{rr}	$I_F = 50A, V_{GS} = 0V$ $di/dt=100A/us$	--	87	--	nC
Reverse Recovery Time	T_{rr}		--	49	--	ns

Notes

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. EAS condition : $T_J = 25^\circ\text{C}$, $V_{DD} = 50V$, $V_{GS} = 10V$, $L = 0.5mH$, $R_G = 25\Omega$


The table shows the minimum avalanche energy, which is 400mJ when the device is tested until failure

3. Identical low side and high side switch with identical R_G


Gate Charge Test Circuit



Switch Time Test Circuit



EAS Test Circuit



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain Source On Resistance




Figure 4. Gate Charge




Figure 5. Capacitance





Figure 6. Source-Drain Diode Forward



Typical Characteristics $T_J = 25^\circ\text{C}$, unless otherwise noted

Figure 7. Drain-Source On-Resistance




Figure 8. Safe Operation Area




Figure 9. Maximum Continuous Drain Current vs Case Temperature





Figure 10. Normalized Maximum Transient Thermal Impedance



DFN5X6-8L Package Information

